Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1605831imm;
        Thu, 12 Jul 2018 05:01:17 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpdZ+sDnswuwAVdQnd1KOwivdr0rsU31im0Kek475PMthlLtjvUN4/+7b1oRYMMoSa1f4u5K
X-Received: by 2002:a62:401:: with SMTP id 1-v6mr2122643pfe.28.1531396877577;
        Thu, 12 Jul 2018 05:01:17 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1531396877; cv=none;
        d=google.com; s=arc-20160816;
        b=Tb7DMsj/wdAX9LdWA+4kCr3Q+qO7A0Xl209q/H4d0TDNOy3rnekhAh2mTsmTuU352c
         t/XR2KfLpDPd+oAvD50dMKuGNPaHgQgl0ZYKRdPJiN1IaS2mMl4iEBpNfPX/usv70gB0
         yjDqPo7tQuzlGtl1XyKcOO3+b07O7FWk7NUA+WcTjh3+dooa/ubCujb4b87Ia+aX1OVK
         stQ6BeRoHw5VjGBXu34qMZ2BXtv5kCUbpoy6dJ6MEmajr4rZFjfGsKmwf2A2qS2EG5YN
         SzXqAVF0Q1GYBOBfEqzuXL5LiX50Elb0qx9bHsCTGzQJnRoU5Qqmeh+q96DLPDaWHnId
         l3WQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=lLm23Z6pI2ZEDz3F7k0TJECGQbt7RHxl9zTYzCfTUzw=;
        b=cRZWFJjUblW3ipLGPgBD163u0qm3S2Zp5OB//qZd7VGJL+wxkCTeR0IqU4pDvYjKqk
         osu9Sk6aFSKO84fuIgAduXU5BUdCOHvt5F7dWDJ9VjXnjoFRf+iORTWDq+Gx9P8JU3N0
         c+REt4VwgwNaNR/xYSr55qCQDjh4TUi34kAOnNa5pnpLT4gRJ0RvTchqeKEpiSuh2UMX
         Ywtu0Br5RRpjrcl8qE1slXEO8HfDaEGw7H+t9YgR0tBcNP0b1QhgY7mrp5vCJQDrSa/L
         DtRBUy+OyQx18Omm0X0hlflmgL3ZK/aAe1S6FivcugVG63f5jd87PVJTgsYJL+4ihg75
         ekUg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id b25-v6si13484011pgf.545.2018.07.12.05.01.02;
        Thu, 12 Jul 2018 05:01:17 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1732429AbeGLMJl (ORCPT <rfc822;kerneldev.sdk@gmail.com>
        + 99 others); Thu, 12 Jul 2018 08:09:41 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:4621 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726696AbeGLMJk (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 12 Jul 2018 08:09:40 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b4742d60001>; Thu, 12 Jul 2018 05:00:22 -0700
Received: from HQMAIL108.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Thu, 12 Jul 2018 05:00:25 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Thu, 12 Jul 2018 05:00:25 -0700
Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL108.nvidia.com
 (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 12 Jul
 2018 12:00:25 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Thu, 12 Jul 2018 12:00:25 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b4742d70000>; Thu, 12 Jul 2018 05:00:25 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Mikko Perttunen <mperttunen@nvidia.com>,
        Laxman Dewangan <ldewangan@nvidia.com>
CC:     Aapo Vienamo <avienamo@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Subject: [PATCH v3 3/7] soc/tegra: pmc: Implement tegra_io_pad_is_powered()
Date:   Thu, 12 Jul 2018 15:00:09 +0300
Message-ID: <1531396813-6581-4-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1531396813-6581-1-git-send-email-avienamo@nvidia.com>
References: <1531396813-6581-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Implement a function to query whether a pad is in deep power down mode.
This will is needed by the pinctrl callbacks.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
Acked-by: Jon Hunter <jonathanh@nvidia.com>
---
 drivers/soc/tegra/pmc.c | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c
index 393ca72..784c182 100644
--- a/drivers/soc/tegra/pmc.c
+++ b/drivers/soc/tegra/pmc.c
@@ -1075,6 +1075,22 @@ int tegra_io_pad_power_disable(enum tegra_io_pad id)
 }
 EXPORT_SYMBOL(tegra_io_pad_power_disable);
 
+static int tegra_io_pad_is_powered(enum tegra_io_pad id)
+{
+	unsigned long request, status;
+	u32 mask;
+	u32 value;
+	int err;
+
+	err = tegra_io_pad_get_dpd_register_bit(id, &request, &status, &mask);
+	if (err)
+		return err;
+
+	value = tegra_pmc_readl(status);
+
+	return !(value & mask);
+}
+
 int tegra_io_pad_set_voltage(enum tegra_io_pad id,
 			     enum tegra_io_pad_voltage voltage)
 {
-- 
2.7.4