Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1433844imm; Sun, 15 Jul 2018 07:39:53 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfe8cZC3HIocuCq+Hsno0d/uwp4urcUfcckBB7gZs7ZsITRq953OqxH33d9fx2FRfXB14He X-Received: by 2002:a63:4c56:: with SMTP id m22-v6mr12233605pgl.299.1531665593014; Sun, 15 Jul 2018 07:39:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531665592; cv=none; d=google.com; s=arc-20160816; b=AY1FXnJI36xlCZzqWH3QyvQX2PoCydME3yghYR7rLyEbQ9T5lJIuBnopZI7MpJD544 0eYuCZNFq8yxJznEXL+ApzI+Q7/xVumb3lMoMNL7RsIsOZjRkLsVoD8fqkwc75nbERxX ivuNXgnXOxs4iZN1W7n4j+hkglpdZWfOBH5KUDm1Isoc9GifzPZWMxGsBHFBKHWGfW4r yOw1ICYMil6e91j4GpiuIj+1hXJSxQvMzJdsn54c+vcqKdwe5n7uubELeM3eUh0yV4/g DFrWTbb/dl5c6WViODPi9ju9G/EhTKlz2GRVkcpb3ooU5D2Z0jegkN+US0k7LV1gucQ+ vCIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature:arc-authentication-results; bh=69wgBi8tYTyK12AwYdKJieH+Q6GoGbLNlEMV471gIyY=; b=HCOjjLnz2Lvycd1BzVlrUkJtP3tvE/uEPKL7kMhWEBfB1Mw0yqEGOEtN2zPaS8mJU+ 9K34SwsiPuspVYpF+OecJXEQcTRndsGojKRcSZb3pLn+nhXEt9lYRBcEoAgZIRH2RIFW fUSoibqmVGo4jc1h0fAMszdxhGSplKCXV91hgqW4azgqkGiEV7qDetUJotgFvAPTtdpl ONhHCtvmHKdmu5iZuYSKM4+DB6Y8CMTSQjB7B78YgSRFA6sItfnTMSidEWXRVff1z/Jc LpLQeDRacXbip9T5y668fkhINp4t1PHpkB+WwRX/FYXu3jlTzMqC65i5VsWE8gsRKs36 JPxA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=E64l9VQn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d10-v6si25896876pgo.630.2018.07.15.07.39.38; Sun, 15 Jul 2018 07:39:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=E64l9VQn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726933AbeGOPCO (ORCPT + 99 others); Sun, 15 Jul 2018 11:02:14 -0400 Received: from mail-pl0-f65.google.com ([209.85.160.65]:37668 "EHLO mail-pl0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726735AbeGOPCO (ORCPT ); Sun, 15 Jul 2018 11:02:14 -0400 Received: by mail-pl0-f65.google.com with SMTP id 31-v6so14158901plc.4 for ; Sun, 15 Jul 2018 07:39:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=69wgBi8tYTyK12AwYdKJieH+Q6GoGbLNlEMV471gIyY=; b=E64l9VQnDbej1l816Y/gwscMnR8zFEeJ4xMPcn1yJod+EhVxnRoxi41h6GLOhsf69M f0goE0XUKZnIlq4KNSFrwNLga+eEjYmYqpWN0nhD6o5OLAxOnEYxEjBafQC4EJov4AEW v1mNdsAeXgyNtOxaGtZuqDAoMChIoELI1gwwM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=69wgBi8tYTyK12AwYdKJieH+Q6GoGbLNlEMV471gIyY=; b=qtDYU5frIznFVZLzK1saUEB1JDzL6uHjyJbW3giAf7NZdXK+XOpTGNZiGFANJiG2WR eVFMNT/BIIiUbSWVCWYpbuxeaCBEPFeWEXpsFW9oOKqo77hnHyFK2TXO0w7l7DjID2pv rSa6c9wRzy2/2OWS3D4+jfiT4MYAUGqYp4BFKifz/1Ly1b9dgaEqa+om+WtsQDSxS6gs JW0kguaVsSIk2/p/WXuoY/p8Ruhpyoj+5HDS+CIfNjnv6xPXXazN9AXINDmfBFEvxuV1 +wb/HbKp9Tm+1c6MS8lVyWYos/L2utrjx2gW+ZGxwwpFyCgdEAgBJCEsVXZd86hQ8ebd jZqQ== X-Gm-Message-State: AOUpUlEUopbqSrhQdBA4i+Vyfwb1XWKtzVvAr2+nEI7UblwP/CrWInUp zN825aTIAMcxcbvm1clqaZ72 X-Received: by 2002:a17:902:292b:: with SMTP id g40-v6mr13560710plb.273.1531665542913; Sun, 15 Jul 2018 07:39:02 -0700 (PDT) Received: from Mani-XPS-13-9360 ([2405:204:71c5:dcf2:1082:c344:2c7e:f99b]) by smtp.gmail.com with ESMTPSA id n9-v6sm44453562pfg.21.2018.07.15.07.38.51 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sun, 15 Jul 2018 07:39:02 -0700 (PDT) Date: Sun, 15 Jul 2018 20:08:49 +0530 From: Manivannan Sadhasivam To: Saravanan Sekar Cc: afaerber@suse.de, sboyd@kernel.org, mark.rutland@arm.com, devicetree@vger.kernel.org, linux@cubietech.com, support@cubietech.com, catalin.marinas@arm.com, mturquette@baylibre.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, thomas.liau@actions-semi.com, darren@cubietech.com, robh+dt@kernel.org, jeff.chen@actions-semi.com, pn@denx.de, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, mp-cs@actions-semi.com Subject: Re: [PATCH v4 2/5] dt-bindings: clock: Add S700 support for Actions Semi Soc's Message-ID: <20180715143849.GC9980@Mani-XPS-13-9360> References: <20180715123145.16975-1-sravanhome@gmail.com> <20180715123145.16975-3-sravanhome@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180715123145.16975-3-sravanhome@gmail.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Saravanan, On Sun, Jul 15, 2018 at 02:31:42PM +0200, Saravanan Sekar wrote: > Add clock bindings constants for action S700 > Maintain common clock dt-bindings for Actions Semi SoC's > S700 and S900. > > Signed-off-by: Parthiban Nallathambi > Signed-off-by: Saravanan Sekar > --- > ...tions,s900-cmu.txt => actions,owl-cmu.txt} | 20 +-- > include/dt-bindings/clock/actions,s700-cmu.h | 118 ++++++++++++++++++ > 2 files changed, 129 insertions(+), 9 deletions(-) > rename Documentation/devicetree/bindings/clock/{actions,s900-cmu.txt => actions,owl-cmu.txt} (67%) > create mode 100644 include/dt-bindings/clock/actions,s700-cmu.h > > diff --git a/Documentation/devicetree/bindings/clock/actions,s900-cmu.txt b/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt > similarity index 67% > rename from Documentation/devicetree/bindings/clock/actions,s900-cmu.txt > rename to Documentation/devicetree/bindings/clock/actions,owl-cmu.txt > index 93e4fb827cd6..d737ea74a450 100644 > --- a/Documentation/devicetree/bindings/clock/actions,s900-cmu.txt > +++ b/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt > @@ -1,12 +1,14 @@ > -* Actions S900 Clock Management Unit (CMU) > +* Actions Semi Owl Clock Management Unit (CMU) > > -The Actions S900 clock management unit generates and supplies clock to various > -controllers within the SoC. The clock binding described here is applicable to > -S900 SoC. > +The Actions Semi S900/S700 clock management unit generates and supplies clock Shouldn't it be, "Actions Semi Owl Clock Management Unit"? Thanks, Mani > +to various controllers within the SoC. The clock binding described here is > +applicable to S900 and S700 SoC's. > > Required Properties: > > -- compatible: should be "actions,s900-cmu" > +- compatible: should be one of the following, > + "actions,s900-cmu" > + "actions,s700-cmu" > - reg: physical base address of the controller and length of memory mapped > region. > - clocks: Reference to the parent clocks ("hosc", "losc") > @@ -15,16 +17,16 @@ Required Properties: > Each clock is assigned an identifier, and client nodes can use this identifier > to specify the clock which they consume. > > -All available clocks are defined as preprocessor macros in > -dt-bindings/clock/actions,s900-cmu.h header and can be used in device > -tree sources. > +All available clocks are defined as preprocessor macros in corresponding > +dt-bindings/clock/actions,s900-cmu.h or actions,s700-cmu.h header and can be > +used in device tree sources. > > External clocks: > > The hosc clock used as input for the plls is generated outside the SoC. It is > expected that it is defined using standard clock bindings as "hosc". > > -Actions S900 CMU also requires one more clock: > +Actions Semi S900 CMU also requires one more clock: > - "losc" - internal low frequency oscillator > > Example: Clock Management Unit node: > diff --git a/include/dt-bindings/clock/actions,s700-cmu.h b/include/dt-bindings/clock/actions,s700-cmu.h > new file mode 100644 > index 000000000000..905808bf335b > --- /dev/null > +++ b/include/dt-bindings/clock/actions,s700-cmu.h > @@ -0,0 +1,118 @@ > +/* SPDX-License-Identifier: GPL-2.0+ > + * > + * Actions S700 clock driver Should be: Device Tree binding constants for Actions Semi S700 Clock Management Unit Thanks, Mani > + * > + * Copyright (c) 2014 Actions Semi Inc. > + * Author: David Liu > + * > + * Author: Pathiban Nallathambi > + * Author: Saravanan Sekar > + */ > + > +#ifndef __DT_BINDINGS_CLOCK_S700_H > +#define __DT_BINDINGS_CLOCK_S700_H > + > +#define CLK_NONE 0 > + > +/* pll clocks */ > +#define CLK_CORE_PLL 1 > +#define CLK_DEV_PLL 2 > +#define CLK_DDR_PLL 3 > +#define CLK_NAND_PLL 4 > +#define CLK_DISPLAY_PLL 5 > +#define CLK_TVOUT_PLL 6 > +#define CLK_CVBS_PLL 7 > +#define CLK_AUDIO_PLL 8 > +#define CLK_ETHERNET_PLL 9 > + > +/* system clock */ > +#define CLK_CPU 10 > +#define CLK_DEV 11 > +#define CLK_AHB 12 > +#define CLK_APB 13 > +#define CLK_DMAC 14 > +#define CLK_NOC0_CLK_MUX 15 > +#define CLK_NOC1_CLK_MUX 16 > +#define CLK_HP_CLK_MUX 17 > +#define CLK_HP_CLK_DIV 18 > +#define CLK_NOC1_CLK_DIV 19 > +#define CLK_NOC0 20 > +#define CLK_NOC1 21 > +#define CLK_SENOR_SRC 22 > + > +/* peripheral device clock */ > +#define CLK_GPIO 23 > +#define CLK_TIMER 24 > +#define CLK_DSI 25 > +#define CLK_CSI 26 > +#define CLK_SI 27 > +#define CLK_DE 28 > +#define CLK_HDE 29 > +#define CLK_VDE 30 > +#define CLK_VCE 31 > +#define CLK_NAND 32 > +#define CLK_SD0 33 > +#define CLK_SD1 34 > +#define CLK_SD2 35 > + > +#define CLK_UART0 36 > +#define CLK_UART1 37 > +#define CLK_UART2 38 > +#define CLK_UART3 39 > +#define CLK_UART4 40 > +#define CLK_UART5 41 > +#define CLK_UART6 42 > + > +#define CLK_PWM0 43 > +#define CLK_PWM1 44 > +#define CLK_PWM2 45 > +#define CLK_PWM3 46 > +#define CLK_PWM4 47 > +#define CLK_PWM5 48 > +#define CLK_GPU3D 49 > + > +#define CLK_I2C0 50 > +#define CLK_I2C1 51 > +#define CLK_I2C2 52 > +#define CLK_I2C3 53 > + > +#define CLK_SPI0 54 > +#define CLK_SPI1 55 > +#define CLK_SPI2 56 > +#define CLK_SPI3 57 > + > +#define CLK_USB3_480MPLL0 58 > +#define CLK_USB3_480MPHY0 59 > +#define CLK_USB3_5GPHY 60 > +#define CLK_USB3_CCE 61 > +#define CLK_USB3_MAC 62 > + > +#define CLK_LCD 63 > +#define CLK_HDMI_AUDIO 64 > +#define CLK_I2SRX 65 > +#define CLK_I2STX 66 > + > +#define CLK_SENSOR0 67 > +#define CLK_SENSOR1 68 > + > +#define CLK_HDMI_DEV 69 > + > +#define CLK_ETHERNET 70 > +#define CLK_RMII_REF 71 > + > +#define CLK_USB2H0_PLLEN 72 > +#define CLK_USB2H0_PHY 73 > +#define CLK_USB2H0_CCE 74 > +#define CLK_USB2H1_PLLEN 75 > +#define CLK_USB2H1_PHY 76 > +#define CLK_USB2H1_CCE 77 > + > +#define CLK_TVOUT 78 > + > +#define CLK_THERMAL_SENSOR 79 > + > +#define CLK_IRC_SWITCH 80 > +#define CLK_PCM1 81 > +#define CLK_NR_CLKS (CLK_PCM1 + 1) > + > +#endif /* __DT_BINDINGS_CLOCK_S700_H */ > -- > 2.18.0 >