Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2013460imm; Mon, 16 Jul 2018 00:01:25 -0700 (PDT) X-Google-Smtp-Source: AAOMgpc/pWOQBeCZZxNZRhQ1I9fnuNtKEx2uZIgUxpzXKO1Q/E6n9MAsYfVRJ0nm3qq2ZJ1j6yRq X-Received: by 2002:a63:4a07:: with SMTP id x7-v6mr14645090pga.34.1531724485582; Mon, 16 Jul 2018 00:01:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531724485; cv=none; d=google.com; s=arc-20160816; b=LRH3GLNbexnbIrJ2h5pjssXzJ7El7AbeeOxZ7jMQzCp737m5hoaDk5/b59ACankHxF 8QF4CFZj+Mb3vARUOcFViRnIJSzzWAVsaNlxBnDjHUxxQsTBgQ4E08aVjbq6sUYZEpGY kIKETp3/2pPi4ugZCqqQRjN3i++s363oyt9LMZ52Zd2LWwXe5mVNNVcQjx2wgnK3dqaU hoE8+L6cuk1YFVcdGblM0LW6OSfvJC8Rb1mWwdQY9b3Hg8pY3eJPk+3ZSVzZ5Y3RZWj1 4b48rvh2XlpWuefsmOvgs1MNEn9Ml8MzzN2BxSwrFPa/pK5lZR4JNOoHXho3Sr/OzVKL WC+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=+ZKbWw4Z7pnVrx1JulpnIUyqlMlhnO3Ja7q1kSqq97Q=; b=kdSTFmq6io/A/VI71IbOifhQo6akcgM4fMjIpudqmupSsK9ffshmcRD9OYOli7/QBH q9GEJ6NIhPxYKXCXTWJzgJOLYja7g0WvMa/FWJYgD5QS7du6mQXt+RTzPAfPmYZL7KkY SduFAz6Jd581RCEj3ZRg+eAoGErH7DxV2bF+JuLm+4REhLT6E72UUCgpr/fYTd5RA8EI Ln3UxF6AqzNS25gTgMcZLeQeDSGuxgSFYmMQX2FDlVB+YIhSqIzy8MdNppvZxav+XyB2 RaNL/7GGwQnMY7QPb4idr4zNhC3GlIAKn5lQBXCrI4nL7zgH8JUNnYljii0odUgHGxXG JFUA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r128-v6si9865270pgr.634.2018.07.16.00.01.10; Mon, 16 Jul 2018 00:01:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729841AbeGPH0P (ORCPT + 99 others); Mon, 16 Jul 2018 03:26:15 -0400 Received: from mga14.intel.com ([192.55.52.115]:45301 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727540AbeGPH0O (ORCPT ); Mon, 16 Jul 2018 03:26:14 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga103.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 16 Jul 2018 00:00:21 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,360,1526367600"; d="scan'208";a="72647274" Received: from allen-box.sh.intel.com ([10.239.48.172]) by fmsmga001.fm.intel.com with ESMTP; 16 Jul 2018 00:00:20 -0700 From: Lu Baolu To: Joerg Roedel , David Woodhouse Cc: ashok.raj@intel.com, sanjay.k.kumar@intel.com, jacob.jun.pan@intel.com, kevin.tian@intel.com, yi.l.liu@intel.com, yi.y.sun@intel.com, peterx@redhat.com, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, Lu Baolu , Jacob Pan Subject: [PATCH 04/10] iommu/vt-d: Add second level page table interface Date: Mon, 16 Jul 2018 14:49:47 +0800 Message-Id: <1531723793-14607-5-git-send-email-baolu.lu@linux.intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1531723793-14607-1-git-send-email-baolu.lu@linux.intel.com> References: <1531723793-14607-1-git-send-email-baolu.lu@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds an interface to setup the structures for second level page table translation type. This includes the types of second level translation only and pass through. Cc: Ashok Raj Cc: Jacob Pan Cc: Kevin Tian Cc: Liu Yi L Signed-off-by: Sanjay Kumar Signed-off-by: Lu Baolu Reviewed-by: Ashok Raj --- drivers/iommu/intel-pasid.c | 158 ++++++++++++++++++++++++++++++++++++++++++++ drivers/iommu/intel-pasid.h | 4 ++ include/linux/intel-iommu.h | 1 + 3 files changed, 163 insertions(+) diff --git a/drivers/iommu/intel-pasid.c b/drivers/iommu/intel-pasid.c index d6e90cd..da504576 100644 --- a/drivers/iommu/intel-pasid.c +++ b/drivers/iommu/intel-pasid.c @@ -9,6 +9,7 @@ #define pr_fmt(fmt) "DMAR: " fmt +#include #include #include #include @@ -291,3 +292,160 @@ void intel_pasid_clear_entry(struct device *dev, int pasid) pasid_clear_entry(pe); } + +static inline void pasid_set_bits(u64 *ptr, u64 mask, u64 bits) +{ + u64 old; + + old = READ_ONCE(*ptr); + WRITE_ONCE(*ptr, (old & ~mask) | bits); +} + +/* + * Setup the DID(Domain Identifier) field (Bit 64~79) of scalable mode + * PASID entry. + */ +static inline void +pasid_set_domain_id(struct pasid_entry *pe, u64 value) +{ + pasid_set_bits(&pe->val[1], GENMASK_ULL(15, 0), value); +} + +/* + * Setup the SLPTPTR(Second Level Page Table Pointer) field (Bit 12~63) + * of a scalable mode PASID entry. + */ +static inline void +pasid_set_address_root(struct pasid_entry *pe, u64 value) +{ + pasid_set_bits(&pe->val[0], VTD_PAGE_MASK, value); +} + +/* + * Setup the AW(Address Width) field (Bit 2~4) of a scalable mode PASID + * entry. + */ +static inline void +pasid_set_address_width(struct pasid_entry *pe, u64 value) +{ + pasid_set_bits(&pe->val[0], GENMASK_ULL(4, 2), value << 2); +} + +/* + * Setup the PGTT(PASID Granular Translation Type) field (Bit 6~8) + * of a scalable mode PASID entry. + */ +static inline void +pasid_set_translation_type(struct pasid_entry *pe, u64 value) +{ + pasid_set_bits(&pe->val[0], GENMASK_ULL(8, 6), value << 6); +} + +/* + * Enable fault processing by clearing the FPD(Fault Processing + * Disable) field (Bit 1) of a scalable mode PASID entry. + */ +static inline void pasid_set_fault_enable(struct pasid_entry *pe) +{ + pasid_set_bits(&pe->val[0], 1 << 1, 0); +} + +/* + * Setup the SRE(Supervisor Request Enable) field (Bit 128) of a + * scalable mode PASID entry. + */ +static inline void pasid_set_sre(struct pasid_entry *pe) +{ + pasid_set_bits(&pe->val[2], 1 << 0, 1); +} + +/* + * Setup the P(Present) field (Bit 0) of a scalable mode PASID + * entry. + */ +static inline void pasid_set_present(struct pasid_entry *pe) +{ + pasid_set_bits(&pe->val[0], 1 << 0, 1); +} + +/* + * Setup Page Walk Snoop bit (Bit 87) of a scalable mode PASID + * entry. + */ +static inline void pasid_set_page_snoop(struct pasid_entry *pe, bool value) +{ + pasid_set_bits(&pe->val[1], 1 << 23, value); +} + +static inline void +flush_pasid_cache(struct intel_iommu *iommu, int did, int pasid) +{ + struct qi_desc desc; + + desc.high = 0; + desc.low = QI_PC_DID(did) | QI_PC_PASID_SEL | QI_PC_PASID(pasid); + + qi_submit_sync(&desc, iommu); +} + +/* + * Set up the scalable mode pasid table entry for second only or + * passthrough translation type. + */ +void intel_pasid_setup_second_level(struct intel_iommu *iommu, + struct dmar_domain *domain, + struct device *dev, int pasid, + bool pass_through) +{ + u16 did = domain->iommu_did[iommu->seq_id]; + struct pasid_entry *pte; + struct dma_pte *pgd; + u64 pgd_val; + int agaw; + + /* + * Skip top levels of page tables for iommu which has less agaw + * than default. Unnecessary for PT mode. + */ + pgd = domain->pgd; + if (!pass_through) { + for (agaw = domain->agaw; agaw != iommu->agaw; agaw--) { + pgd = phys_to_virt(dma_pte_addr(pgd)); + if (!dma_pte_present(pgd)) { + dev_err(dev, "Invalid domain page table\n"); + return; + } + } + } + pgd_val = pass_through ? 0 : virt_to_phys(pgd); + + pte = intel_pasid_get_entry(dev, pasid); + if (!pte) { + dev_err(dev, "Failed to get pasid entry of PASID %d\n", pasid); + return; + } + + pasid_clear_entry(pte); + pasid_set_domain_id(pte, did); + + if (!pass_through) + pasid_set_address_root(pte, pgd_val); + + pasid_set_address_width(pte, iommu->agaw); + pasid_set_translation_type(pte, pass_through ? 4 : 2); + pasid_set_fault_enable(pte); + pasid_set_page_snoop(pte, !!ecap_smpwc(iommu->ecap)); + + /* + * Since it is a second level only translation setup, we should + * set SRE bit as well (addresses are expected to be GPAs). + */ + pasid_set_sre(pte); + pasid_set_present(pte); + + if (!ecap_coherent(iommu->ecap)) + clflush_cache_range(pte, sizeof(*pte)); + + if (cap_caching_mode(iommu->cap)) + flush_pasid_cache(iommu, did, pasid); +} diff --git a/drivers/iommu/intel-pasid.h b/drivers/iommu/intel-pasid.h index 12f480c..2fe40ff 100644 --- a/drivers/iommu/intel-pasid.h +++ b/drivers/iommu/intel-pasid.h @@ -43,5 +43,9 @@ struct pasid_table *intel_pasid_get_table(struct device *dev); int intel_pasid_get_dev_max_id(struct device *dev); struct pasid_entry *intel_pasid_get_entry(struct device *dev, int pasid); void intel_pasid_clear_entry(struct device *dev, int pasid); +void intel_pasid_setup_second_level(struct intel_iommu *iommu, + struct dmar_domain *domain, + struct device *dev, int pasid, + bool pass_through); #endif /* __INTEL_PASID_H */ diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h index 7818b1c..a20ebca 100644 --- a/include/linux/intel-iommu.h +++ b/include/linux/intel-iommu.h @@ -115,6 +115,7 @@ * Extended Capability Register */ +#define ecap_smpwc(e) (((e) >> 48) & 0x1) #define ecap_smts(e) (((e) >> 43) & 0x1) #define ecap_dit(e) ((e >> 41) & 0x1) #define ecap_pasid(e) ((e >> 40) & 0x1) -- 2.7.4