Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2314986imm; Mon, 16 Jul 2018 06:05:55 -0700 (PDT) X-Google-Smtp-Source: AAOMgpcTpjHLr9JnbL0dYgejPk0G9YSlmwX5gSw6nA8r4B3NXGvg0vSbTTqZgXikIt/eDzoaL86p X-Received: by 2002:a63:a70f:: with SMTP id d15-v6mr15375126pgf.168.1531746355519; Mon, 16 Jul 2018 06:05:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531746355; cv=none; d=google.com; s=arc-20160816; b=ZthxxtAy93oyCyt0tbqSFTX5gv8voqAf+n7svZw8m3FZXzH2uioO9qGUUReXU7TJLY 5LFXbqzhDbouxc1kBKwkfODgkMeamms3HNipSo1Y0MUNGzduSBdTOi8+p1DcCHVl1bVN Z5IZDQjxzKHfp0bkw3O/TT9/4HmT9nFM1B64LLCVT6d5tWm/ucInwLB/mVzFPVkJMMVZ AEfjbfSesiqjzMBNRJ6rYaEdb2HHtWAvmyyXPXGbCRDmQoLYgaSxHgTwE3C/1ba3IyJB sKaOQtLSCctrlC9whrmSLAdkq4iXIGRowuvEeudQQhEVdpP9y9bC49Q3tEpFm606/Ixj 835A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject :arc-authentication-results; bh=s8d1X/NcGDrONJNJ0g5+qGyblK/3I9aohaPHlWHV8MU=; b=FThQp/rpxTmcK2hzcU8BgGvW6awuzsFLgBqZ7NckatwlrS2ZA2TLwtMdJ+W0t3vDIu JaBrKMiJCf3FXjtMBokGxuTaKnalNLvW1yi3lIMI0rIDrWz4IxMYjwhd/J5arnWpUaZD ZXIYBxAyW0OmuQQWsvk9Imy3kMj0M9tcLyUPfr1efGz/gdnxUqTYhqGW4vEcDQYmRLHp 2sxPS4WCxTpORAhi8kGdfKgxBS8ACgVNFZZ9DdgVdT86ndErgQbHcVhg65QZk8z7zmHO LKEy4AwoQVmSSZFklyrltfDl0/sCcB6gUtKm+XjDs9BQUzp9/blk2+raxObnC9ugJw39 N/XQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q1-v6si29275725pgr.68.2018.07.16.06.05.40; Mon, 16 Jul 2018 06:05:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730710AbeGPNcR (ORCPT + 99 others); Mon, 16 Jul 2018 09:32:17 -0400 Received: from mga04.intel.com ([192.55.52.120]:5228 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728719AbeGPNcQ (ORCPT ); Mon, 16 Jul 2018 09:32:16 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 16 Jul 2018 06:04:54 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,361,1526367600"; d="scan'208";a="240662441" Received: from ahunter-desktop.fi.intel.com (HELO [10.237.72.168]) ([10.237.72.168]) by orsmga005.jf.intel.com with ESMTP; 16 Jul 2018 06:04:35 -0700 Subject: Re: [PATCH V3 2/7] mmc: sdhci: made changes for System Address register of SDMA To: Chunyan Zhang , Ulf Hansson Cc: linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, Orson Zhai , Baolin Wang , Billows Wu , zhang.lyra@gmail.com References: <1531106398-14062-1-git-send-email-zhang.chunyan@linaro.org> <1531106398-14062-3-git-send-email-zhang.chunyan@linaro.org> From: Adrian Hunter Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki, Business Identity Code: 0357606 - 4, Domiciled in Helsinki Message-ID: <1653583c-8d5b-6781-e923-9dcfd1e96403@intel.com> Date: Mon, 16 Jul 2018 16:03:01 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.9.0 MIME-Version: 1.0 In-Reply-To: <1531106398-14062-3-git-send-email-zhang.chunyan@linaro.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 09/07/18 06:19, Chunyan Zhang wrote: > According to the SD host controller specification version 4.10, when > Host Version 4 is enabled, SDMA uses ADMA System Address register > (05Fh-058h) instead of using SDMA System Address register to > support both 32-bit and 64-bit addressing. The commit message is good but the subject is not so good. What about "Change SDMA address register for V4 mode" > > Signed-off-by: Chunyan Zhang > --- > drivers/mmc/host/sdhci.c | 25 ++++++++++++++++++------- > 1 file changed, 18 insertions(+), 7 deletions(-) > > diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c > index 525862f..c7de6a5 100644 > --- a/drivers/mmc/host/sdhci.c > +++ b/drivers/mmc/host/sdhci.c > @@ -701,7 +701,7 @@ static void sdhci_adma_table_post(struct sdhci_host *host, > } > } > > -static u32 sdhci_sdma_address(struct sdhci_host *host) > +static dma_addr_t sdhci_sdma_address(struct sdhci_host *host) > { > if (host->bounce_buffer) > return host->bounce_addr; > @@ -709,6 +709,18 @@ static u32 sdhci_sdma_address(struct sdhci_host *host) > return sg_dma_address(host->data->sg); > } > > +static void sdhci_set_sdma_addr(struct sdhci_host *host, dma_addr_t addr) > +{ > + if (host->v4_mode) { > + sdhci_writel(host, addr, SDHCI_ADMA_ADDRESS); > + if (host->flags & SDHCI_USE_64_BIT_DMA) > + sdhci_writel(host, (u64)addr >> 32, SDHCI_ADMA_ADDRESS_HI); > + } else { > + sdhci_writel(host, addr, SDHCI_DMA_ADDRESS); > + } > + > +} > + > static unsigned int sdhci_target_timeout(struct sdhci_host *host, > struct mmc_command *cmd, > struct mmc_data *data) > @@ -968,8 +980,7 @@ static void sdhci_prepare_data(struct sdhci_host *host, struct mmc_command *cmd) > SDHCI_ADMA_ADDRESS_HI); > } else { > WARN_ON(sg_cnt != 1); > - sdhci_writel(host, sdhci_sdma_address(host), > - SDHCI_DMA_ADDRESS); > + sdhci_set_sdma_addr(host, sdhci_sdma_address(host)); > } > } > > @@ -2796,7 +2807,7 @@ static void sdhci_data_irq(struct sdhci_host *host, u32 intmask) > * some controllers are faulty, don't trust them. > */ > if (intmask & SDHCI_INT_DMA_END) { > - u32 dmastart, dmanow; > + dma_addr_t dmastart, dmanow; > > dmastart = sdhci_sdma_address(host); > dmanow = dmastart + host->data->bytes_xfered; > @@ -2807,9 +2818,9 @@ static void sdhci_data_irq(struct sdhci_host *host, u32 intmask) > ~(SDHCI_DEFAULT_BOUNDARY_SIZE - 1)) + That isn't going to work with 64-bit addresses. Need to cast SDHCI_DEFAULT_BOUNDARY_SIZE to dma_addr_t > SDHCI_DEFAULT_BOUNDARY_SIZE; > host->data->bytes_xfered = dmanow - dmastart; > - DBG("DMA base 0x%08x, transferred 0x%06x bytes, next 0x%08x\n", > - dmastart, host->data->bytes_xfered, dmanow); > - sdhci_writel(host, dmanow, SDHCI_DMA_ADDRESS); > + DBG("DMA base 0x%016llx, transferred 0x%06x bytes, next 0x%016llx\n", Can you use %pad for dma_addr_t > + (u64)dmastart, host->data->bytes_xfered, (u64)dmanow); > + sdhci_set_sdma_addr(host, dmanow); > } > > if (intmask & SDHCI_INT_DATA_END) { >