Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2442527imm; Mon, 16 Jul 2018 08:05:41 -0700 (PDT) X-Google-Smtp-Source: AAOMgpd2eLShLNpwmlUOhcd2lEukyEiV285XAHcZwspTV/0Xr/MfOBbl1WT5m68oSMtFRwZEmRRA X-Received: by 2002:a65:6398:: with SMTP id h24-v6mr15841211pgv.245.1531753541279; Mon, 16 Jul 2018 08:05:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531753541; cv=none; d=google.com; s=arc-20160816; b=FpZ22kvdxEd6m4o2jWctw3WjL1odh88NkMeNWMOUBRI9XJ5+0Fw1VgSlhDImJkhJZf WKgK0ReXMiEpuyrrFZBIucHZwcp2ymj+hdj6AGKHzGY154hFwtpkDuE4v7vz4jJuAgOW SvjSiXoMY7tQ6+yWY4WmI+wEtzsuEVC4VnTyqGtGew2mEgxDTJb5W0ntndBKoteMfwT9 5LOVvdAxIoOonu1RtLkIO1A5Sh4pmRr45zeYJAf7ujVV2sEN5gdXay0g75G1gGiSrbUt BjrkCIHYC4KMd5UcBfxWZhdeeRLAGIDj8+Y5ZrVz3jWnWxmi14nHer4/gxwx8LMrczGG /yCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=Ixw11XTQSy5NKg2iJC7Nh0xdTdSjjIp3mxEkq+UPRD0=; b=rwin/rv5guMuNaKU+q+L7SVdzPbOYwO7eGOgzsWygTn2ZTSHhpE11kFRiGKMwO7UaC mE0i6KXMBbR9ihHUOsPVqTIMJdkiiVV+hDQEfTJ1u9rIfjniReIcsYNsNy0AI17lZ/Y3 6n8w12RNiFd1wTm5uGehJKRQM+1KCBIlKo6ye47jeSAJ9+SHQRac/J5vQydEvbadF9wl d02+dscKB0lft70vC5u0zpJQnqCJSyKTeAhHi6ZtJHWOLuHWPvvHBaI4pE86GZn8kMkB dfw2hCtOgg2JzZ+yzZNFqr4KnDuy8WUEt/hO/kECEWXasVS6Wyppl9X0BeIo1zw4Svyq mi9Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y34-v6si30431928plb.17.2018.07.16.08.05.25; Mon, 16 Jul 2018 08:05:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728437AbeGPPcj (ORCPT + 99 others); Mon, 16 Jul 2018 11:32:39 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:44899 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727385AbeGPPci (ORCPT ); Mon, 16 Jul 2018 11:32:38 -0400 X-UUID: ec92db3b0ecd4ff7b378cd28f5efdf04-20180716 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 464972308; Mon, 16 Jul 2018 23:04:44 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Mon, 16 Jul 2018 23:04:36 +0800 Received: from [172.21.77.33] (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Mon, 16 Jul 2018 23:04:36 +0800 Message-ID: <1531753476.7842.1.camel@mtkswgap22> Subject: Re: [PATCH 2/2] arm64: dts: mt7622: update a clock property for UART0 From: Ryder Lee To: Matthias Brugger CC: Rob Herring , Sean Wang , , , , Date: Mon, 16 Jul 2018 23:04:36 +0800 In-Reply-To: References: <2ff39c40ef6bc3054667e63c785a1d28527b5ddf.1531209126.git.ryder.lee@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Mon, 2018-07-16 at 15:55 +0200, Matthias Brugger wrote: > Hi Ryder, > > On 10/07/18 09:55, Ryder Lee wrote: > > The input clock of UART0 should be CLK_PERI_UART0_PD. > > > > Signed-off-by: Ryder Lee > > Can you provide a "Fixes" tag with the commit id of the commit that broke this? > > Thanks, > Matthias I've sent a new one with a "Fixes" tag. Ryder > > > --- > > arch/arm64/boot/dts/mediatek/mt7622.dtsi | 2 +- > > 1 file changed, 1 insertion(+), 1 deletion(-) > > > > diff --git a/arch/arm64/boot/dts/mediatek/mt7622.dtsi b/arch/arm64/boot/dts/mediatek/mt7622.dtsi > > index 8cdec52..4caa9b4 100644 > > --- a/arch/arm64/boot/dts/mediatek/mt7622.dtsi > > +++ b/arch/arm64/boot/dts/mediatek/mt7622.dtsi > > @@ -367,7 +367,7 @@ > > reg = <0 0x11002000 0 0x400>; > > interrupts = ; > > clocks = <&topckgen CLK_TOP_UART_SEL>, > > - <&pericfg CLK_PERI_UART1_PD>; > > + <&pericfg CLK_PERI_UART0_PD>; > > clock-names = "baud", "bus"; > > status = "disabled"; > > }; > >