Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2981197imm; Mon, 16 Jul 2018 18:49:22 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdZcSunBsD9FlVeSH8d+2YnWD8QBZ7NYTGzhHH/PzspwI8gxA+zQdevBuztko/DXwuQ3XzF X-Received: by 2002:a17:902:a702:: with SMTP id w2-v6mr19043307plq.41.1531792162729; Mon, 16 Jul 2018 18:49:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531792162; cv=none; d=google.com; s=arc-20160816; b=RsAdcNcUJ1UHyJCnYPONFVFpS6VEdAgywpZ3lIOwi6QgHi1w8mENd+iPHgeaCgUEBL uvd75BgXJ9G4BLCWh4MvRXYfRQFcPzhr+LCwg+Aqlz6v4RSbjaKtn7YrydCXcF4vgWcc KYAR3Vh/v9DkJm0JMqIjpGvoTFSBcc9mMmOxAwZtBmYeJRgzBcAe1IZN1cKeddGUvxsR MmmPdX7VI52LR8+Ye/fvLuD5XoT+/OBQtzQrcVcHNIC2XbfvjmszYDNliJMnCecxQeDx MdwNojwo6clJ/NX806W3A+J/kaQwRTj0KTa7ZRNoowBRMcU/qEoEcBZXUBlrdl8WYp70 1UUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :dlp-reaction:dlp-version:dlp-product:content-language :accept-language:in-reply-to:references:message-id:date:thread-index :thread-topic:subject:cc:to:from:arc-authentication-results; bh=9cRic4e2eyNdqOu7lgojNG43k17U8wKm/NqjSGS+Ryg=; b=CPGd20p/cMYf/JXG02Tv+cwhuY8E+w6BOFeDEsadHOeysm/1CoC8fyfZfoaMrr4DR0 tIC1eVP0FgB56ua9Twigv3dWv0pnlxrWFHUT6g7UJYAryb0NJMOHumL2oHNGmZ17Ria3 +gIqwbItHeIEXUKf1KIj61i/Kvkwkgwo1ZHIV2Jy9Re9xThTk2A0hlGE/hQ9CpAyPfGH +ldC+aJvsEL0SAsdR94G+ekD1fDVRMeKK99G6ZOPyDkiIottnfDYLHLiaIhMipk+/EE8 WaE1kY+aNi+O8UTv5un1/hpd+1qyEhs299/Q8kE+1Ad5X5o5QTIaLcoUjq7WM0TulYxt dSuQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s15-v6si30494222pgk.178.2018.07.16.18.49.07; Mon, 16 Jul 2018 18:49:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731209AbeGQCRy convert rfc822-to-8bit (ORCPT + 99 others); Mon, 16 Jul 2018 22:17:54 -0400 Received: from mga07.intel.com ([134.134.136.100]:28118 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729934AbeGQCRx (ORCPT ); Mon, 16 Jul 2018 22:17:53 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by orsmga105.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 16 Jul 2018 18:47:47 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,363,1526367600"; d="scan'208";a="57402406" Received: from fmsmsx105.amr.corp.intel.com ([10.18.124.203]) by orsmga008.jf.intel.com with ESMTP; 16 Jul 2018 18:47:44 -0700 Received: from shsmsx103.ccr.corp.intel.com (10.239.4.69) by FMSMSX105.amr.corp.intel.com (10.18.124.203) with Microsoft SMTP Server (TLS) id 14.3.319.2; Mon, 16 Jul 2018 18:47:44 -0700 Received: from shsmsx104.ccr.corp.intel.com ([169.254.5.81]) by SHSMSX103.ccr.corp.intel.com ([169.254.4.100]) with mapi id 14.03.0319.002; Tue, 17 Jul 2018 09:47:42 +0800 From: "Liu, Yi L" To: Jean-Philippe Brucker , Lu Baolu , Joerg Roedel , David Woodhouse CC: "Raj, Ashok" , "Kumar, Sanjay K" , "iommu@lists.linux-foundation.org" , "linux-kernel@vger.kernel.org" , "Sun, Yi Y" , "Pan, Jacob jun" , "Liu, Yi L" Subject: RE: [PATCH 00/10] iommu/vt-d: Add scalable mode support Thread-Topic: [PATCH 00/10] iommu/vt-d: Add scalable mode support Thread-Index: AQHUHNKwcraSkaOKck+AIZ8QpxXZFaSRJkaAgAF/GdA= Date: Tue, 17 Jul 2018 01:47:42 +0000 Message-ID: References: <1531723793-14607-1-git-send-email-baolu.lu@linux.intel.com> <07fe2e3f-4f4a-58db-ee2a-2620183d93b2@arm.com> In-Reply-To: <07fe2e3f-4f4a-58db-ee2a-2620183d93b2@arm.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-version: 11.0.200.100 dlp-reaction: no-action x-ctpclassification: CTP_NT x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiYzY2N2JkZTUtZTVkNy00MzNjLTlkNGEtNzNiN2E5YjNlOTM2IiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX05UIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE3LjEwLjE4MDQuNDkiLCJUcnVzdGVkTGFiZWxIYXNoIjoicTNQVGYxRVJkMVdzaHczMkFLZWIzeFwvYllCVTl5V2VWMjRWdHF5Tzl3Y3pKdExwMDBoR0pSdkdFd0Z3ZG5FMmYifQ== x-originating-ip: [10.239.127.40] Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 8BIT MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Jean, > From: Jean-Philippe Brucker > Sent: Monday, July 16, 2018 6:52 PM > On 16/07/18 07:49, Lu Baolu wrote: > > Intel vt-d rev3.0 [1] introduces a new translation mode called > > 'scalable mode', which enables PASID-granular translations for first > > level, second level, nested and pass-through modes. The vt-d scalable > > mode is the key ingredient to enable Scalable I/O Virtualization > > (Scalable IOV) [2] [3], which allows sharing a device in minimal > > possible granularity (ADI - Assignable Device Interface). It also > > includes all the capabilities required to enable Shared Virtual > > Addressing (SVA). As a result, previous Extended Context (ECS) mode is > > deprecated (no production ever implements ECS). > > > > Each scalable mode pasid table entry is 64 bytes in length, with > > fields point to the first level page table and the second level page > > table. The PGTT (Pasid Granular Translation Type) field is used by > > hardware to determine the translation type. > > Looks promising! Since the 2nd level page tables are in the PASID entry, the > hypervisor traps guest accesses to the PASID tables instead of passing through the > whole PASID directory? Are you still planning to use the VFIO BIND_PASID_TABLE > interface in this mode, or a slightly different one for individual PASIDs? You are right. For Intel VT-d, we don't need to give the access to the whole guest PASID table in Scalable Mode. However, VFIO BIND_PASID_TABLE may still needed for other vendor. So it may still in the proposed list. This would be covered in the new vSVA patchset from Jacob and me. Thanks, Yi Liu