Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp3326739imm; Tue, 17 Jul 2018 02:58:07 -0700 (PDT) X-Google-Smtp-Source: AAOMgpc/gfXR0oVe8Vtc1Uk7x0TkPskQhbgP1awsyG0j/NTdGbN5EucKh+LDXy1J/0EVTQFveNKA X-Received: by 2002:a63:2704:: with SMTP id n4-v6mr912040pgn.87.1531821487081; Tue, 17 Jul 2018 02:58:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531821487; cv=none; d=google.com; s=arc-20160816; b=Pa0cjRUgQ7ddsAJFiFbekVKOWuEihAIs1fSA4MV3koEdE7VqKsIkfWoT8VlDIF9Itc YrmmimgLkgbzA6mE2s9wI3mF/+/1COZK1g4oIgkO5eBPbh3fswgNl/wC61oYf/rIxQxP p8pHfFTyzd/YhMiRUaGIi51BUzoR53oq+eSHgvcElrK+vAtybVd40lQLfmxbN6Nr9wgY V6ERA1bY5vLjbR14ZmtCuA8NIANltIMb1t2/2mDoPK+KlLMFLSP0JYF1v7A38o7qnIjn JJmY9AKT7P3gmbSRwg/0X82L/SNxe9pU5VyQqkIQWOtBWFayNqDF2pX60Kv4P3LZsyKT StKA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=MCfmhz1QdB5OnRgsyIJAI40pI1jOmQxATUPk4yt+1hA=; b=ae2Y4Elrg7cv1Sc3yHVxZ3IgFN+U/I7DixKZjPnCXNSzIx1xvlvbm6ZAX+2FtkG6PU 8Ob3BDQ6SF5Mu6lJNl2nxu8jIykcCa5kzGP02+Nn8LzetmES249nAPOZ0Ef6G91FyHQj dva4topaSTpKsBMk8cRVRdXb4Kgb3jnNif+Uv2SWbVblru18T4PRKGezuZIRn4LoPtMG fX1c+K+KsrYuD3gWzwfnXBJ6WpDfttbFRBsHkGjwZXdl4EF5tWNO6OHlGRI10GpnxdhA DWd0UEuamJvvqawTfNbzALRkZzML9LRnfdEKxcAVwk1jm4YskG9s8n5kWTXVkweUhpFk lnPQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 67-v6si611572pfc.21.2018.07.17.02.57.52; Tue, 17 Jul 2018 02:58:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731344AbeGQK2r (ORCPT + 99 others); Tue, 17 Jul 2018 06:28:47 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:43893 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729758AbeGQK2q (ORCPT ); Tue, 17 Jul 2018 06:28:46 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w6H9s4CI006658; Tue, 17 Jul 2018 11:56:33 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2k87ueg3hw-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Tue, 17 Jul 2018 11:56:33 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id D400C3D; Tue, 17 Jul 2018 09:56:32 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas22.st.com [10.75.90.92]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id B8BCB4E03; Tue, 17 Jul 2018 09:56:32 +0000 (GMT) Received: from SAFEX1HUBCAS24.st.com (10.75.90.95) by Safex1hubcas22.st.com (10.75.90.92) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 17 Jul 2018 11:56:32 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 17 Jul 2018 11:56:32 +0200 From: Ludovic Barre To: Linus Walleij CC: Maxime Coquelin , Alexandre Torgue , , , , Ludovic Barre Subject: [PATCH 1/2] dt-bindings: pinctrl: add syscfg mask parameter Date: Tue, 17 Jul 2018 11:56:26 +0200 Message-ID: <1531821387-29845-2-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1531821387-29845-1-git-send-email-ludovic.Barre@st.com> References: <1531821387-29845-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-07-17_02:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre This patch adds mask parameter to define IRQ mux field. This field could vary depend of IRQ mux selection register. This parameter is needed if the mask is different of 0xf. Signed-off-by: Ludovic Barre --- Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt index 9a06e1f..4d60119 100644 --- a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt +++ b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.txt @@ -39,9 +39,10 @@ Optional properties: - reset: : Reference to the reset controller - interrupt-parent: phandle of the interrupt parent to which the external GPIO interrupts are forwarded to. - - st,syscfg: Should be phandle/offset pair. The phandle to the syscon node - which includes IRQ mux selection register, and the offset of the IRQ mux - selection register. + - st,syscfg: Should be phandle/offset/mask. + -The phandle to the syscon node which includes IRQ mux selection register. + -The offset of the IRQ mux selection register + -The field mask of IRQ mux, needed if different of 0xf. - gpio-ranges: Define a dedicated mapping between a pin-controller and a gpio controller. Format is <&phandle a b c> with: -(phandle): phandle of pin-controller. -- 2.7.4