Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp3779200imm; Tue, 17 Jul 2018 10:06:31 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfLV8bwS10ox82azbgQ/2c5W29l2tlKV9V07guIlzbWcUkusziHm4PBIYNJl/72b4VvVgQC X-Received: by 2002:a17:902:2e83:: with SMTP id r3-v6mr2476829plb.80.1531847191676; Tue, 17 Jul 2018 10:06:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531847191; cv=none; d=google.com; s=arc-20160816; b=tBNd/fcCDaJaoybQXg2RRyFK3ezeqz9kuwdquRK0kz6KYOar6+pi0d8nEMINbFeAzt udhueKw+vZtnSIFaf0BX6u6AugFrrpPvPv1qKg/2GYgaGIR6O1sJqqEUi0HgZ6SPpPFp 7FIfCJ7Yvz3TglZLKGGgLvH6RuI8aIDTUfDp3jUB5XzTgBJBdqEJF6/DYru2YlNSHLl2 RGplLqFyiInfHLKRfxmIy/ZRAJcFLbkov09AIhlamd9cE2mspuP2pnftHmDrKtvbkumL gAC9STg2FeXyHmueVMI/H4uf0Ic+lZUExgDRPjezwwb/h71xRL3HV2T7iiZPbRwBqj7Q d6WQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=TqU4se6qHqPeutZOqpDmlSM7X7vmuLbqTVuMh+88REU=; b=0xVcPDWU3dhtBdHYGt7oX2rv9/hWEyCwIH+iDSGFyZ1+UQOUlNTmosMgF7KiNF2+Af VruQKajHru0wevK/EN6qw9eKwvB/8yhqfR8OL35ekEFYDIpLrfzI4k4VQnDMwFFhXtNj 9cz7Lqpw9gWLnNe0hqLHEMMLB+iJW/7E8Qjuivvu5EYb8FQOSFFjz0AB8NrkTDqdi+eS ruXV5dJYjBiz8UeKFY5s79adWxyzbW1FpOUighewIxCQkact6JI9B4kAyRQiBv25s/py h6n31Ly7zRSAWfwndYatIUJFx+fOw2xx8uTXvFzT0p78PHD33gR97MKDUT8MTtGfklcV AmqQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ME6abzVQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t1-v6si1409750plj.334.2018.07.17.10.06.16; Tue, 17 Jul 2018 10:06:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ME6abzVQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729747AbeGQRjJ (ORCPT + 99 others); Tue, 17 Jul 2018 13:39:09 -0400 Received: from mail-lf0-f68.google.com ([209.85.215.68]:35084 "EHLO mail-lf0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729695AbeGQRjJ (ORCPT ); Tue, 17 Jul 2018 13:39:09 -0400 Received: by mail-lf0-f68.google.com with SMTP id f18-v6so1379498lfc.2; Tue, 17 Jul 2018 10:05:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=TqU4se6qHqPeutZOqpDmlSM7X7vmuLbqTVuMh+88REU=; b=ME6abzVQFO7xlI486BhSGuGPsJeW3Frb+C0FT5KUkaqrOKsgK0ijYt5c/bhsQ3TsAN EOuRS4lk8W+4TW1LekPQH2bmvO+9el3ajgLWPBjrYWpM6Ka788iFT1v0VeCVRQPghMCU qtoWPJE8iIzmPMgyuA0XUMg0jSc3J6qeiiXI1jnTBOltyWzt+BqGYJxWJ/14MM6jTexR PbPYUlsgXF3JEBjxiDrhRFd9eYieykCmJpHBc7X7TmisrhMPxhOWVdFvNWzQPa+G1469 D3G8R95hYVo/9mgxmXlZo9pHbUoSHyWgdaQ7J5FmIRJ6LN9XsBEC6RawEMYu2F3jU17w ERKA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=TqU4se6qHqPeutZOqpDmlSM7X7vmuLbqTVuMh+88REU=; b=mxNR/+vIfv45gix+6V3tM7F/vWCAhnoXfeYfNv00JdoA9rflQtQBYKZkIAYEXHwduA YDCMK7dsemNl8xOR60h/2jVg72zL5ej3+lT1XhnU6WVvkfW1I0OfpG/zuQ4W5wOXhd9M e31AghozjisJikF1cMcibDB4TjQFdVYZzLDtjJuaOhM+o/eNSEL/B18HOMkSSDs41bPx PtvjavEMAw1nFoa+N/npaqrUi9DNMtc/WYMEaBaLzLOnLJNgCE8El25F+M38Lk37iizo Y+IVtp9XRXVHApyLYSSjYxpQg3WT3lowXGN59jnFTV/kNxq4pz8pQI9Z8sEaglHmxGR6 tLDQ== X-Gm-Message-State: AOUpUlG9f3yP/G1zWNix2x1530xhlterCURCE77vCw/Siaka6hVpVVtl QdHD4H7sZH9J3OVwlqAAZho= X-Received: by 2002:a19:6308:: with SMTP id x8-v6mr1867755lfb.104.1531847131437; Tue, 17 Jul 2018 10:05:31 -0700 (PDT) Received: from z50.lan (93-181-165-181.internetia.net.pl. [93.181.165.181]) by smtp.gmail.com with ESMTPSA id p88-v6sm236699ljp.90.2018.07.17.10.05.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 17 Jul 2018 10:05:30 -0700 (PDT) From: Janusz Krzysztofik To: Boris Brezillon Cc: Miquel Raynal , Richard Weinberger , David Woodhouse , Brian Norris , Marek Vasut , Masahiro Yamada , Krzysztof Kozlowski , Shawn Guo , Shreeya Patel , Arvind Yadav , linux-mtd@lists.infradead.org, linux-omap@vger.kernel.org, linux-kernel@vger.kernel.org, Andy Shevchenko , Janusz Krzysztofik Subject: [PATCH RESEND v3] mtd: rawnand: ams-delta: use GPIO lookup table Date: Tue, 17 Jul 2018 19:05:52 +0200 Message-Id: <20180717170552.17735-1-jmkrzyszt@gmail.com> X-Mailer: git-send-email 2.16.4 In-Reply-To: <20180709193850.20191-1-jmkrzyszt@gmail.com> References: <20180709193850.20191-1-jmkrzyszt@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Now as Amstrad Delta board - the only user of this driver - provides GPIO lookup tables, switch from GPIO numbers to GPIO descriptors and use the table to locate required GPIO pins. Declare static variables for storing GPIO descriptors and replace gpio_ function calls with their gpiod_ equivalents. Pin naming used by the driver should be followed while respective GPIO lookup table is initialized by a board init code. Signed-off-by: Janusz Krzysztofik --- Changlog: v1: Fix handling of devm_gpiod_get_optional() return values - thanks to Andy Shevchenko. v2: Remove problematic error code conversion, no longer needed if used on top of commit d08605a64e67 ("ARM: OMAP1: ams-delta: move late devices back to init_machine") and commit 8853daf3b4ac ("gpiolib: Defer on non-DT find_chip_by_name() failure") already in linux-next. drivers/mtd/nand/raw/ams-delta.c | 121 ++++++++++++++++++++------------------- 1 file changed, 62 insertions(+), 59 deletions(-) diff --git a/drivers/mtd/nand/raw/ams-delta.c b/drivers/mtd/nand/raw/ams-delta.c index 37a3cc21c7bc..09b2f9fda5b9 100644 --- a/drivers/mtd/nand/raw/ams-delta.c +++ b/drivers/mtd/nand/raw/ams-delta.c @@ -20,23 +20,28 @@ #include #include #include +#include #include #include #include -#include #include #include #include -#include - #include /* * MTD structure for E3 (Delta) */ static struct mtd_info *ams_delta_mtd = NULL; +static struct gpio_desc *gpiod_rdy; +static struct gpio_desc *gpiod_nce; +static struct gpio_desc *gpiod_nre; +static struct gpio_desc *gpiod_nwp; +static struct gpio_desc *gpiod_nwe; +static struct gpio_desc *gpiod_ale; +static struct gpio_desc *gpiod_cle; /* * Define partitions for flash devices @@ -70,9 +75,9 @@ static void ams_delta_write_byte(struct mtd_info *mtd, u_char byte) writew(0, io_base + OMAP_MPUIO_IO_CNTL); writew(byte, this->IO_ADDR_W); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NWE, 0); + gpiod_set_value(gpiod_nwe, 0); ndelay(40); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NWE, 1); + gpiod_set_value(gpiod_nwe, 1); } static u_char ams_delta_read_byte(struct mtd_info *mtd) @@ -81,11 +86,11 @@ static u_char ams_delta_read_byte(struct mtd_info *mtd) struct nand_chip *this = mtd_to_nand(mtd); void __iomem *io_base = (void __iomem *)nand_get_controller_data(this); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NRE, 0); + gpiod_set_value(gpiod_nre, 0); ndelay(40); writew(~0, io_base + OMAP_MPUIO_IO_CNTL); res = readw(this->IO_ADDR_R); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NRE, 1); + gpiod_set_value(gpiod_nre, 1); return res; } @@ -120,12 +125,9 @@ static void ams_delta_hwcontrol(struct mtd_info *mtd, int cmd, { if (ctrl & NAND_CTRL_CHANGE) { - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NCE, - (ctrl & NAND_NCE) == 0); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_CLE, - (ctrl & NAND_CLE) != 0); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_ALE, - (ctrl & NAND_ALE) != 0); + gpiod_set_value(gpiod_nce, !(ctrl & NAND_NCE)); + gpiod_set_value(gpiod_cle, !!(ctrl & NAND_CLE)); + gpiod_set_value(gpiod_ale, !!(ctrl & NAND_ALE)); } if (cmd != NAND_CMD_NONE) @@ -134,41 +136,9 @@ static void ams_delta_hwcontrol(struct mtd_info *mtd, int cmd, static int ams_delta_nand_ready(struct mtd_info *mtd) { - return gpio_get_value(AMS_DELTA_GPIO_PIN_NAND_RB); + return gpiod_get_value(gpiod_rdy); } -static const struct gpio _mandatory_gpio[] = { - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NCE, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nce", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NRE, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nre", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NWP, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nwp", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NWE, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nwe", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_ALE, - .flags = GPIOF_OUT_INIT_LOW, - .label = "nand_ale", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_CLE, - .flags = GPIOF_OUT_INIT_LOW, - .label = "nand_cle", - }, -}; /* * Main initialization routine @@ -216,12 +186,17 @@ static int ams_delta_init(struct platform_device *pdev) this->write_buf = ams_delta_write_buf; this->read_buf = ams_delta_read_buf; this->cmd_ctrl = ams_delta_hwcontrol; - if (gpio_request(AMS_DELTA_GPIO_PIN_NAND_RB, "nand_rdy") == 0) { - this->dev_ready = ams_delta_nand_ready; - } else { - this->dev_ready = NULL; - pr_notice("Couldn't request gpio for Delta NAND ready.\n"); + + gpiod_rdy = devm_gpiod_get_optional(&pdev->dev, "rdy", GPIOD_IN); + if (IS_ERR(gpiod_rdy)) { + err = PTR_ERR(gpiod_rdy); + dev_warn(&pdev->dev, "RDY GPIO request failed (%d)\n", err); + goto out_mtd; } + + if (gpiod_rdy) + this->dev_ready = ams_delta_nand_ready; + /* 25 us command delay time */ this->chip_delay = 30; this->ecc.mode = NAND_ECC_SOFT; @@ -230,9 +205,42 @@ static int ams_delta_init(struct platform_device *pdev) platform_set_drvdata(pdev, io_base); /* Set chip enabled, but */ - err = gpio_request_array(_mandatory_gpio, ARRAY_SIZE(_mandatory_gpio)); - if (err) - goto out_gpio; + gpiod_nwp = devm_gpiod_get(&pdev->dev, "nwp", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nwp)) { + err = PTR_ERR(gpiod_nwp); + dev_err(&pdev->dev, "NWP GPIO request failed (%d)\n", err); + goto out_mtd; + } + gpiod_nce = devm_gpiod_get(&pdev->dev, "nce", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nce)) { + err = PTR_ERR(gpiod_nce); + dev_err(&pdev->dev, "NCE GPIO request failed (%d)\n", err); + goto out_mtd; + } + gpiod_nre = devm_gpiod_get(&pdev->dev, "nre", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nre)) { + err = PTR_ERR(gpiod_nre); + dev_err(&pdev->dev, "NRE GPIO request failed (%d)\n", err); + goto out_mtd; + } + gpiod_nwe = devm_gpiod_get(&pdev->dev, "nwe", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nwe)) { + err = PTR_ERR(gpiod_nwe); + dev_err(&pdev->dev, "NWE GPIO request failed (%d)\n", err); + goto out_mtd; + } + gpiod_ale = devm_gpiod_get(&pdev->dev, "ale", GPIOD_OUT_LOW); + if (IS_ERR(gpiod_ale)) { + err = PTR_ERR(gpiod_ale); + dev_err(&pdev->dev, "ALE GPIO request failed (%d)\n", err); + goto out_mtd; + } + gpiod_cle = devm_gpiod_get(&pdev->dev, "cle", GPIOD_OUT_LOW); + if (IS_ERR(gpiod_cle)) { + err = PTR_ERR(gpiod_cle); + dev_err(&pdev->dev, "CLE GPIO request failed (%d)\n", err); + goto out_mtd; + } /* Scan to find existence of the device */ err = nand_scan(ams_delta_mtd, 1); @@ -246,9 +254,6 @@ static int ams_delta_init(struct platform_device *pdev) goto out; out_mtd: - gpio_free_array(_mandatory_gpio, ARRAY_SIZE(_mandatory_gpio)); -out_gpio: - gpio_free(AMS_DELTA_GPIO_PIN_NAND_RB); iounmap(io_base); out_free: kfree(this); @@ -266,8 +271,6 @@ static int ams_delta_cleanup(struct platform_device *pdev) /* Release resources, unregister device */ nand_release(ams_delta_mtd); - gpio_free_array(_mandatory_gpio, ARRAY_SIZE(_mandatory_gpio)); - gpio_free(AMS_DELTA_GPIO_PIN_NAND_RB); iounmap(io_base); /* Free the MTD device structure */ -- 2.16.4