Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp319332imm; Wed, 18 Jul 2018 02:42:56 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdNouyS4B3UgVxovAi/kJpAcd71MjnxZzMPZtV01moXzersIfI5KcssXLtPrmXKo1CFpBdS X-Received: by 2002:a62:a05:: with SMTP id s5-v6mr4447572pfi.147.1531906976284; Wed, 18 Jul 2018 02:42:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531906976; cv=none; d=google.com; s=arc-20160816; b=cm7lR3Dq6MFojF3Is13SQNLb7GNWKSDN7S8XWt29h25X+4oFafzEkrZ4nhmhGczTCq U9crje6rzSYU7xGkAT7Wh/EgeNgw4gGoELubNfyY5xXS3BdqGYOxVK4LFNCzzsKxyUCh HXGlfylnBQLSn6CgLZ8V2KI6Adyb8wZIvI7fKgXb7vybhqqPmm4F5XOgEvYcHnJ/dOJG mMDh49xPqnRGo4Qn70TREMHqihf+c6xdoRXvrwNQt/Vt4owsLVo8W/DFO79FZNLjRBKP nHlRJRk1X0d3e+AF/6tHsLf3j48WeqpEARo54xXdWzLY9YDSCT8Hpm/WgnCKve1sldsZ moag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=a7TvZetQgpGsRi0tRe2KY1CoKeC2YyRA8rSQNNSNVK8=; b=WzOMqJhCSHBT8R3cs04GDqvonRD2SgzuhIjIlaZS+s9c1ZPp4hX1dXm5Pdd83q07xp cG4FMp0u0bPYzdXm1jf3I2xpta70RPMex7Qdz+dZETbUGBSSpXJMym48klAUqqU4TeIG UQEwaD+X7ZVQgKn61p8m8ZzO0yPk0r1Mk/HgUoI2shbe03yat1eTvaoAsY2K7dvlRVoY yCHWg5sgCLAoQshPfBe/tEMgH/PypDojUn8f8QQ9nsnrGc0nJzOEpLYGo+w0uciOC5Yg ynrdRhDd3/2Fs5or9fDZ3XSbJ2ZM0bFVa70wpv9Xf0iEhu+JysK2YJJgGCU11pDXs8WT hd+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail (test mode) header.i=@8bytes.org header.s=mail-1 header.b=bBLCA8sG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=8bytes.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p14-v6si2679695plo.357.2018.07.18.02.42.41; Wed, 18 Jul 2018 02:42:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail (test mode) header.i=@8bytes.org header.s=mail-1 header.b=bBLCA8sG; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=8bytes.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731178AbeGRKS6 (ORCPT + 99 others); Wed, 18 Jul 2018 06:18:58 -0400 Received: from 8bytes.org ([81.169.241.247]:54792 "EHLO theia.8bytes.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730913AbeGRKSq (ORCPT ); Wed, 18 Jul 2018 06:18:46 -0400 Received: by theia.8bytes.org (Postfix, from userid 1000) id 8CD393C92; Wed, 18 Jul 2018 11:41:25 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=8bytes.org; s=mail-1; t=1531906887; bh=dnHDZhM/YiYbEYMQFwJk/GwQKVbFCx4cKYQ5WVAFrZ0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=bBLCA8sGZfYOmpByyH4hXuBw631iV+K7xuRxW0RfhX6IHQ0a/QTFgdJAjzkVX9j4v mZZrUhGqd0Ve9wmPLpVXv5KOCIl3O5i7NKNSvrG+PguQ5UHEQX7B/hCznDEeHH73xh IEf3k4DGRRd33j54pjQY21o4Gnim4B1eFwOZgJRgM7t18Q0ip2QbZFZe3PKKohHTpZ sLk1Xyz84yxSThIBeWFaPvs6G7pinXvexkLW0N2xj8r0CCFmXAstnLe/UljfayodLC +CZXYwcgn0j4Gbwd4Te6bNLX4FK/5uy5DXev3BQiViJyaLWOHGwV80cG+/fr5hdGEB k9QfX/Z2wJpZQ== From: Joerg Roedel To: Thomas Gleixner , Ingo Molnar , "H . Peter Anvin" Cc: x86@kernel.org, linux-kernel@vger.kernel.org, linux-mm@kvack.org, Linus Torvalds , Andy Lutomirski , Dave Hansen , Josh Poimboeuf , Juergen Gross , Peter Zijlstra , Borislav Petkov , Jiri Kosina , Boris Ostrovsky , Brian Gerst , David Laight , Denys Vlasenko , Eduardo Valentin , Greg KH , Will Deacon , aliguori@amazon.com, daniel.gruss@iaik.tugraz.at, hughd@google.com, keescook@google.com, Andrea Arcangeli , Waiman Long , Pavel Machek , "David H . Gutteridge" , jroedel@suse.de, joro@8bytes.org Subject: [PATCH 36/39] x86/ldt: Enable LDT user-mapping for PAE Date: Wed, 18 Jul 2018 11:41:13 +0200 Message-Id: <1531906876-13451-37-git-send-email-joro@8bytes.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1531906876-13451-1-git-send-email-joro@8bytes.org> References: <1531906876-13451-1-git-send-email-joro@8bytes.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Joerg Roedel This adds the needed special case for PAE to get the LDT mapped into the user page-table when PTI is enabled. The big difference to the other paging modes is that we don't have a full top-level PGD entry available for the LDT, but only PMD entry. Signed-off-by: Joerg Roedel --- arch/x86/include/asm/mmu_context.h | 5 ---- arch/x86/kernel/ldt.c | 53 ++++++++++++++++++++++++++++++++++++++ 2 files changed, 53 insertions(+), 5 deletions(-) diff --git a/arch/x86/include/asm/mmu_context.h b/arch/x86/include/asm/mmu_context.h index bbc796e..eeeb928 100644 --- a/arch/x86/include/asm/mmu_context.h +++ b/arch/x86/include/asm/mmu_context.h @@ -71,12 +71,7 @@ struct ldt_struct { static inline void *ldt_slot_va(int slot) { -#ifdef CONFIG_X86_64 return (void *)(LDT_BASE_ADDR + LDT_SLOT_STRIDE * slot); -#else - BUG(); - return (void *)fix_to_virt(FIX_HOLE); -#endif } /* diff --git a/arch/x86/kernel/ldt.c b/arch/x86/kernel/ldt.c index 69af9a0..733e6ac 100644 --- a/arch/x86/kernel/ldt.c +++ b/arch/x86/kernel/ldt.c @@ -126,6 +126,57 @@ static void do_sanity_check(struct mm_struct *mm, } } +#ifdef CONFIG_X86_PAE + +static pmd_t *pgd_to_pmd_walk(pgd_t *pgd, unsigned long va) +{ + p4d_t *p4d; + pud_t *pud; + + if (pgd->pgd == 0) + return NULL; + + p4d = p4d_offset(pgd, va); + if (p4d_none(*p4d)) + return NULL; + + pud = pud_offset(p4d, va); + if (pud_none(*pud)) + return NULL; + + return pmd_offset(pud, va); +} + +static void map_ldt_struct_to_user(struct mm_struct *mm) +{ + pgd_t *k_pgd = pgd_offset(mm, LDT_BASE_ADDR); + pgd_t *u_pgd = kernel_to_user_pgdp(k_pgd); + pmd_t *k_pmd, *u_pmd; + + k_pmd = pgd_to_pmd_walk(k_pgd, LDT_BASE_ADDR); + u_pmd = pgd_to_pmd_walk(u_pgd, LDT_BASE_ADDR); + + if (static_cpu_has(X86_FEATURE_PTI) && !mm->context.ldt) + set_pmd(u_pmd, *k_pmd); +} + +static void sanity_check_ldt_mapping(struct mm_struct *mm) +{ + pgd_t *k_pgd = pgd_offset(mm, LDT_BASE_ADDR); + pgd_t *u_pgd = kernel_to_user_pgdp(k_pgd); + bool had_kernel, had_user; + pmd_t *k_pmd, *u_pmd; + + k_pmd = pgd_to_pmd_walk(k_pgd, LDT_BASE_ADDR); + u_pmd = pgd_to_pmd_walk(u_pgd, LDT_BASE_ADDR); + had_kernel = (k_pmd->pmd != 0); + had_user = (u_pmd->pmd != 0); + + do_sanity_check(mm, had_kernel, had_user); +} + +#else /* !CONFIG_X86_PAE */ + static void map_ldt_struct_to_user(struct mm_struct *mm) { pgd_t *pgd = pgd_offset(mm, LDT_BASE_ADDR); @@ -143,6 +194,8 @@ static void sanity_check_ldt_mapping(struct mm_struct *mm) do_sanity_check(mm, had_kernel, had_user); } +#endif /* CONFIG_X86_PAE */ + /* * If PTI is enabled, this maps the LDT into the kernelmode and * usermode tables for the given mm. -- 2.7.4