Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp321581imm; Wed, 18 Jul 2018 02:45:44 -0700 (PDT) X-Google-Smtp-Source: AAOMgpddFb/GD8mebDxTjj/MOaJ0j4QlejJkPfZe9VaE3w+nCbHcscCC3zG4qWblbp5VMpULzGGl X-Received: by 2002:a63:7c18:: with SMTP id x24-v6mr5134184pgc.311.1531907144147; Wed, 18 Jul 2018 02:45:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531907144; cv=none; d=google.com; s=arc-20160816; b=dbbY1ccRuaKJnGJRQDxH41gFFZD9h2IG3DIJ4U/jZ2SRiKf8MVafp6FS/SopoXTa1a uwS2vlIJpSbW8Z8IrZztlDcG5gBTcazTG3T+vvr/M7DOyW7lJ3X6ib/7CdBGzV7JFj0+ 7D510EbojvPDb3n91Flyf7fgrxsCf95ZYj7ta+3ZxNaQob8WhuYmIT9bXiVMX+JTVm3S 1sMpylyesVJCfU9D1ZHcKLxhr/Oy9ysipJE8/K0dxvEuibdtn1lPjX655SDGj0AU236F D4CzXIFUxWisJoHyCs6zanS0zINtUioY2G7z5x5iFzTcMdgMTd2u4os+z2LfJWLKsru4 //iw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=OrnmTOXfzkEJCgjbaAcFYEuMOEXQw/hGjcfDkWOHbmA=; b=PE/KP8LYnWLnQC69AOAfGowxll2daCcmlRKKiWXfjNl3weoduQl5bk8y4OTpcmmiWU QYtwfdVDilu8T7gSr7mNmzU7mmM5GsOWh0B3UCen/iNR9tosHXkXSewmv2IC7E3eqPkt Z9d0jG3JQYIfmyySEItfbG6VCGKlDXeIMhP/T7T2nVxl45ndGz+2Xjmk0ob2qyHr2UcD SNuQuecVc04wf3623MgXH+eSC8VhNCAse4IWTa7tS/LXGvqWSQFbeP4fC5jRW8BXVrMp rgyC/XwPg4jzxHwPOzSZBTHfmo5Uh0/J7nm0dBJZFHs4FD/F2w62WsqlkMt3pjM0Bani 5x4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail (test mode) header.i=@8bytes.org header.s=mail-1 header.b=l0VXA5zc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=8bytes.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 44-v6si2958526plb.376.2018.07.18.02.45.29; Wed, 18 Jul 2018 02:45:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail (test mode) header.i=@8bytes.org header.s=mail-1 header.b=l0VXA5zc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=8bytes.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731900AbeGRKUn (ORCPT + 99 others); Wed, 18 Jul 2018 06:20:43 -0400 Received: from 8bytes.org ([81.169.241.247]:53890 "EHLO theia.8bytes.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731583AbeGRKSf (ORCPT ); Wed, 18 Jul 2018 06:18:35 -0400 Received: by theia.8bytes.org (Postfix, from userid 1000) id BF03B32E; Wed, 18 Jul 2018 11:41:21 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=8bytes.org; s=mail-1; t=1531906881; bh=iEPn9yhr8K3WkTxVGik81NaWC4cuH7/tnosk3392xlQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=l0VXA5zczlqz0kuUJ2v+cNLP4RGH65IzpXn0rDLEwwJv549Z9TSKbfEP3dN1qINbR 8xZ/uoGUG6pvi5aDwyqe3gmxzvrYrhOXTYXxMx0QXXLLfb+0jkeAr4jEvXa6Ag9V37 frLIm9mEKa0vI47YXQGz/IhpZgMCSLyQOIR8Uts8D80YLZAyRaozzjqPPoYAg+TXNy sIpVQkB7dYByLs3hu072jgAW/cdx+dFBLHG+gwv05l329M7kzoNNyymZykY/7HGNGW 3FMWeSAGu7IKy79CCH93KrL+VsYGNOZC51jlP4Prm7csZQM6o/yokh5XTVznn4WbKt 7T9J1hR1qV1MA== From: Joerg Roedel To: Thomas Gleixner , Ingo Molnar , "H . Peter Anvin" Cc: x86@kernel.org, linux-kernel@vger.kernel.org, linux-mm@kvack.org, Linus Torvalds , Andy Lutomirski , Dave Hansen , Josh Poimboeuf , Juergen Gross , Peter Zijlstra , Borislav Petkov , Jiri Kosina , Boris Ostrovsky , Brian Gerst , David Laight , Denys Vlasenko , Eduardo Valentin , Greg KH , Will Deacon , aliguori@amazon.com, daniel.gruss@iaik.tugraz.at, hughd@google.com, keescook@google.com, Andrea Arcangeli , Waiman Long , Pavel Machek , "David H . Gutteridge" , jroedel@suse.de, joro@8bytes.org Subject: [PATCH 18/39] x86/pgtable: Move pgdp kernel/user conversion functions to pgtable.h Date: Wed, 18 Jul 2018 11:40:55 +0200 Message-Id: <1531906876-13451-19-git-send-email-joro@8bytes.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1531906876-13451-1-git-send-email-joro@8bytes.org> References: <1531906876-13451-1-git-send-email-joro@8bytes.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Joerg Roedel Make them available on 32 bit and clone_pgd_range() happy. Signed-off-by: Joerg Roedel --- arch/x86/include/asm/pgtable.h | 49 +++++++++++++++++++++++++++++++++++++++ arch/x86/include/asm/pgtable_64.h | 49 --------------------------------------- 2 files changed, 49 insertions(+), 49 deletions(-) diff --git a/arch/x86/include/asm/pgtable.h b/arch/x86/include/asm/pgtable.h index 5715647..eb47432 100644 --- a/arch/x86/include/asm/pgtable.h +++ b/arch/x86/include/asm/pgtable.h @@ -1155,6 +1155,55 @@ static inline pmd_t pmdp_establish(struct vm_area_struct *vma, } #endif +#ifdef CONFIG_PAGE_TABLE_ISOLATION +/* + * All top-level PAGE_TABLE_ISOLATION page tables are order-1 pages + * (8k-aligned and 8k in size). The kernel one is at the beginning 4k and + * the user one is in the last 4k. To switch between them, you + * just need to flip the 12th bit in their addresses. + */ +#define PTI_PGTABLE_SWITCH_BIT PAGE_SHIFT + +/* + * This generates better code than the inline assembly in + * __set_bit(). + */ +static inline void *ptr_set_bit(void *ptr, int bit) +{ + unsigned long __ptr = (unsigned long)ptr; + + __ptr |= BIT(bit); + return (void *)__ptr; +} +static inline void *ptr_clear_bit(void *ptr, int bit) +{ + unsigned long __ptr = (unsigned long)ptr; + + __ptr &= ~BIT(bit); + return (void *)__ptr; +} + +static inline pgd_t *kernel_to_user_pgdp(pgd_t *pgdp) +{ + return ptr_set_bit(pgdp, PTI_PGTABLE_SWITCH_BIT); +} + +static inline pgd_t *user_to_kernel_pgdp(pgd_t *pgdp) +{ + return ptr_clear_bit(pgdp, PTI_PGTABLE_SWITCH_BIT); +} + +static inline p4d_t *kernel_to_user_p4dp(p4d_t *p4dp) +{ + return ptr_set_bit(p4dp, PTI_PGTABLE_SWITCH_BIT); +} + +static inline p4d_t *user_to_kernel_p4dp(p4d_t *p4dp) +{ + return ptr_clear_bit(p4dp, PTI_PGTABLE_SWITCH_BIT); +} +#endif /* CONFIG_PAGE_TABLE_ISOLATION */ + /* * clone_pgd_range(pgd_t *dst, pgd_t *src, int count); * diff --git a/arch/x86/include/asm/pgtable_64.h b/arch/x86/include/asm/pgtable_64.h index 9406c4f..4adba19 100644 --- a/arch/x86/include/asm/pgtable_64.h +++ b/arch/x86/include/asm/pgtable_64.h @@ -132,55 +132,6 @@ static inline pud_t native_pudp_get_and_clear(pud_t *xp) #endif } -#ifdef CONFIG_PAGE_TABLE_ISOLATION -/* - * All top-level PAGE_TABLE_ISOLATION page tables are order-1 pages - * (8k-aligned and 8k in size). The kernel one is at the beginning 4k and - * the user one is in the last 4k. To switch between them, you - * just need to flip the 12th bit in their addresses. - */ -#define PTI_PGTABLE_SWITCH_BIT PAGE_SHIFT - -/* - * This generates better code than the inline assembly in - * __set_bit(). - */ -static inline void *ptr_set_bit(void *ptr, int bit) -{ - unsigned long __ptr = (unsigned long)ptr; - - __ptr |= BIT(bit); - return (void *)__ptr; -} -static inline void *ptr_clear_bit(void *ptr, int bit) -{ - unsigned long __ptr = (unsigned long)ptr; - - __ptr &= ~BIT(bit); - return (void *)__ptr; -} - -static inline pgd_t *kernel_to_user_pgdp(pgd_t *pgdp) -{ - return ptr_set_bit(pgdp, PTI_PGTABLE_SWITCH_BIT); -} - -static inline pgd_t *user_to_kernel_pgdp(pgd_t *pgdp) -{ - return ptr_clear_bit(pgdp, PTI_PGTABLE_SWITCH_BIT); -} - -static inline p4d_t *kernel_to_user_p4dp(p4d_t *p4dp) -{ - return ptr_set_bit(p4dp, PTI_PGTABLE_SWITCH_BIT); -} - -static inline p4d_t *user_to_kernel_p4dp(p4d_t *p4dp) -{ - return ptr_clear_bit(p4dp, PTI_PGTABLE_SWITCH_BIT); -} -#endif /* CONFIG_PAGE_TABLE_ISOLATION */ - /* * Page table pages are page-aligned. The lower half of the top * level is used for userspace and the top half for the kernel. -- 2.7.4