Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp486551imm; Wed, 18 Jul 2018 05:48:30 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdMTKNAvWID0XjouN/T2XuIvJDPBwmz2PunQpQ1q52wBBcIrwMK+INF922vlEd+QU9S9aKt X-Received: by 2002:a17:902:9693:: with SMTP id n19-v6mr5823870plp.212.1531918110242; Wed, 18 Jul 2018 05:48:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531918110; cv=none; d=google.com; s=arc-20160816; b=vnGfPbkh6h7AR/YxGn817//JjB/UGFkXfoSVMWgqMXKJ91EcNCS0oConZ8iTr28ffE DQwG5IS0n20Mkm36mrk3sD6dBuD+5t5IDLuSZdB+2Lw9duAYplEkrq3/BJsT+adMxbpq fZbrMmshBjl4+JVdwGt8cqpSpAoWJLgkBZaK7DHZawmO9XJhRlovZl3c0B9b56lEVn9x UtYZQDX0zN4zthBH9JLad5pWBcG/yKg/4QxUy8G6n9AJaLHj+nFvUbe0MwJ2NXbp/ecs LCkqQkHa106xpwgyE55AGGU5BNF8nET5ENY/lpwL0cIfliJjmmlYvMQw8+3Zpb6qH3cs jylw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:from:to:subject :content-transfer-encoding:mime-version:references:in-reply-to:date :arc-authentication-results; bh=cJ1MRrW9RmkzJgxvg6oyQIOFcFiWh8SqLK32J/pnmwM=; b=mZ5baAd80gaMN/sCQnF6aKblZDoUtKRU23UY7/v6mpr1uOCIpsNEKPGuo5/I2uVFB7 AMP2uN0jsWI4SIWIlzsZwRJbHh0bjkr5BjXXKApgjH/Sz+kKAfHUYrhxOKbDl2h7VOpx otlBGc+vbyDiB0PjgoEfv9kEqOiphYT+ZC1LSZOcO0NZ56MvwK8XAfApm0QUwLqVVncM G6G6CGyR0CrAU40fTpayf9nAHNm5+N38n5b9ICBDtq51Q3tCoSYf7UDtzdhCrQAEwtoz XhFEK64czQqeh/l+FwgTYYEKZQmAHeja7AlJI/focxOc5HsDV3zVqpVT0PDyjbKLa7jm Yzcg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e2-v6si3449216pgl.4.2018.07.18.05.48.15; Wed, 18 Jul 2018 05:48:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731019AbeGRNZF convert rfc822-to-8bit (ORCPT + 99 others); Wed, 18 Jul 2018 09:25:05 -0400 Received: from hermes.aosc.io ([199.195.250.187]:42801 "EHLO hermes.aosc.io" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729263AbeGRNZF (ORCPT ); Wed, 18 Jul 2018 09:25:05 -0400 Received: from localhost (localhost [127.0.0.1]) (Authenticated sender: icenowy@aosc.io) by hermes.aosc.io (Postfix) with ESMTPSA id 4858A9EEE7; Wed, 18 Jul 2018 12:46:59 +0000 (UTC) Date: Wed, 18 Jul 2018 20:46:28 +0800 In-Reply-To: <20180718105458.22304-8-jagan@amarulasolutions.com> References: <20180718105458.22304-1-jagan@amarulasolutions.com> <20180718105458.22304-8-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8BIT Subject: Re: [PATCH v3 07/18] arm64: dts: allwinner: a64: Add tcon1 HDMI pipeline To: linux-arm-kernel@lists.infradead.org, Jagan Teki , Maxime Ripard , Chen-Yu Tsai , Jernej Skrabec , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , David Airlie , dri-devel@lists.freedesktop.org, Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, Michael Trimarchi , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com From: Icenowy Zheng Message-ID: <651D2B3B-FD6A-49DE-A11F-2A5119114AFC@aosc.io> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 于 2018年7月18日 GMT+08:00 下午6:54:47, Jagan Teki 写到: >HDMI on Allwinner A64 similar behaviour like H3 with >PHY of two clock parents (pll-0, pll-1) connected via >second mixer and tcon. > >Add all require entries needed for HDMI to function. > >Note, that Figure 3-3.Module Clock Diagram also showing >HDMI connected via TCON0 with PLL_VIDEO0. this can be add >it in future once we have mixer0 pipeline. > >Signed-off-by: Jagan Teki >--- >Changes for v3: >- Squash all pipeline components in one patch >- Add status for mixer1 and tcon1 >Changes for v2: >- Change compatibles and other based on previous patch changes > > arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 110 ++++++++++++++++++ > 1 file changed, 110 insertions(+) > >diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >index 840753432ea5..572569d8b577 100644 >--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi >@@ -112,6 +112,12 @@ > }; > }; > >+ de: display-engine { >+ compatible = "allwinner,sun50i-a64-display-engine"; >+ allwinner,pipelines = <&mixer1>; >+ status = "disabled"; >+ }; >+ > osc24M: osc24M_clk { > #clock-cells = <0>; > compatible = "fixed-clock"; >@@ -196,6 +202,30 @@ > }; > }; > >+ mixer1: mixer@1200000 { >+ compatible = "allwinner,sun50i-a64-de2-mixer-1"; >+ reg = <0x01200000 0x100000>; >+ clocks = <&display_clocks CLK_BUS_MIXER1>, >+ <&display_clocks CLK_MIXER1>; >+ clock-names = "bus", >+ "mod"; >+ resets = <&display_clocks RST_WB>; >+ status = "disabled"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ mixer1_out: port@1 { >+ reg = <1>; >+ >+ mixer1_out_tcon1: endpoint { >+ remote-endpoint = <&tcon1_in_mixer1>; >+ }; >+ }; >+ }; >+ }; >+ It should be subnode of DE2 bus to get the SRAM access managed by that driver. > syscon: syscon@1c00000 { > compatible = "allwinner,sun50i-a64-system-control"; > reg = <0x01c00000 0x1000>; >@@ -228,6 +258,42 @@ > #dma-cells = <1>; > }; > >+ tcon1: lcd-controller@1c0d000 { >+ compatible = "allwinner,sun50i-a64-tcon-tv", >+ "allwinner,sun8i-a83t-tcon-tv"; >+ reg = <0x01c0d000 0x1000>; >+ interrupts = ; >+ clocks = <&ccu CLK_BUS_TCON1>, <&ccu CLK_TCON1>; >+ clock-names = "ahb", "tcon-ch1"; >+ resets = <&ccu RST_BUS_TCON1>; >+ reset-names = "lcd"; >+ status = "disabled"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ tcon1_in: port@0 { >+ reg = <0>; >+ >+ tcon1_in_mixer1: endpoint { >+ remote-endpoint = <&mixer1_out_tcon1>; >+ }; >+ }; >+ >+ tcon1_out: port@1 { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ reg = <1>; >+ >+ tcon1_out_hdmi: endpoint@1 { >+ reg = <1>; >+ remote-endpoint = <&hdmi_in_tcon1>; >+ }; >+ }; >+ }; >+ }; >+ > mmc0: mmc@1c0f000 { > compatible = "allwinner,sun50i-a64-mmc"; > reg = <0x01c0f000 0x1000>; >@@ -688,6 +754,50 @@ > status = "disabled"; > }; > >+ hdmi: hdmi@1ee0000 { >+ compatible = "allwinner,sun50i-a64-dw-hdmi", >+ "allwinner,sun8i-a83t-dw-hdmi"; >+ reg = <0x01ee0000 0x10000>; >+ reg-io-width = <1>; >+ interrupts = ; >+ clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_DDC>, >+ <&ccu CLK_HDMI>; >+ clock-names = "iahb", "isfr", "tmds"; >+ resets = <&ccu RST_BUS_HDMI1>; >+ reset-names = "ctrl"; >+ phys = <&hdmi_phy>; >+ phy-names = "hdmi-phy"; >+ status = "disabled"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ hdmi_in: port@0 { >+ reg = <0>; >+ >+ hdmi_in_tcon1: endpoint { >+ remote-endpoint = <&tcon1_out_hdmi>; >+ }; >+ }; >+ >+ hdmi_out: port@1 { >+ reg = <1>; >+ }; >+ }; >+ }; >+ >+ hdmi_phy: hdmi-phy@1ef0000 { >+ compatible = "allwinner,sun50i-a64-hdmi-phy"; >+ reg = <0x01ef0000 0x10000>; >+ clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_DDC>, >+ <&ccu CLK_PLL_VIDEO0>, <&ccu CLK_PLL_VIDEO1>; >+ clock-names = "bus", "mod", "pll-0", "pll-1"; >+ resets = <&ccu RST_BUS_HDMI0>; >+ reset-names = "phy"; >+ #phy-cells = <0>; >+ }; >+ > rtc: rtc@1f00000 { > compatible = "allwinner,sun6i-a31-rtc"; > reg = <0x01f00000 0x54>;