Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1371016imm; Wed, 18 Jul 2018 23:54:30 -0700 (PDT) X-Google-Smtp-Source: AAOMgpe6iFhnQjIz8+FNyJy1lXa8kjcKZ2PovaX0U0gouo0KNgftQJ4g2pn2Qba5B+isN1YbPwrf X-Received: by 2002:a62:c0a:: with SMTP id u10-v6mr8292007pfi.43.1531983270706; Wed, 18 Jul 2018 23:54:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531983270; cv=none; d=google.com; s=arc-20160816; b=Bxcs7xNZ6wBexmZxZePj8BacGg55Y+0+U9zn05le+3vsV1RzPLH2kSiamy3u1fGirr KOcJwQqVP0ms9H6mRuWz9JlNpJBLe0/DsPMy9MM9JD2Tq6kHaFj/joCQcKW0/CxZO0jW biuK6LgAmGmbihoXtdvmvli8z8t9mWr9ti1ffGQ4tSe4zvslxZ+dDofnSEgixY4s3P5N UO1owk2op4rIdpo6O18+bueqjkvVb9TwUyVLW2EqsDyV5nONm950asRoA7jP3qccq9Xn /PvZ6k87LALc3eMU2OHynyH7UivqsjuElcoU3K/fFckMaHahRS7k6KgxScmoh8b0wEI1 OB2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=UCbGKXuSSSUPjmVf7uxX6WIR1WiUA3SUMqBsVCTLXgQ=; b=hWNFa2z7x3hy+fv1aR/RebyVTHK8OQXKupMGgmDiZ+PES2T+xE3JhnpV7HvnSC1mlJ YQNg1fsOzI9A8T2YVF4lcAlN0WXB4AosQomZ75RojozcYyPB7qiObsngTmnBAtsjaMe1 4qEGKXjG+7VXTcqm6av68TScvlGQ2gZUMsxre0xNhX2P2KEoVBjig/OoIX1npGZsunS+ LnwiKt56oAFfqbcchp2JU+BRcCCbqmlAGAkjW1MBchGgWeKGNCX3naxGj4GR5ByIK7rM BZoLXf2RteVvGGChY9oU2sVp3QGXmlbBIEEk5PgdNeRrwyHt0Muq1VOnGmxI4mTsuU8e wFTg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b67-v6si5589195pfg.0.2018.07.18.23.54.16; Wed, 18 Jul 2018 23:54:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730673AbeGSHfI (ORCPT + 99 others); Thu, 19 Jul 2018 03:35:08 -0400 Received: from mx.socionext.com ([202.248.49.38]:36415 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727320AbeGSHfH (ORCPT ); Thu, 19 Jul 2018 03:35:07 -0400 Received: from unknown (HELO iyokan-ex.css.socionext.com) ([172.31.9.54]) by mx.socionext.com with ESMTP; 19 Jul 2018 15:53:30 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by iyokan-ex.css.socionext.com (Postfix) with ESMTP id CBED560034; Thu, 19 Jul 2018 15:53:30 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Thu, 19 Jul 2018 15:53:30 +0900 Received: from plum.e01.socionext.com (unknown [10.213.132.32]) by kinkan.css.socionext.com (Postfix) with ESMTP id CA8DF1A11BB; Thu, 19 Jul 2018 15:53:29 +0900 (JST) From: Keiji Hayashibara To: broonie@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, yamada.masahiro@socionext.com, linux-spi@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Cc: masami.hiramatsu@linaro.org, jaswinder.singh@linaro.org, linux-kernel@vger.kernel.org, hayashibara.keiji@socionext.com, Kunihiko Hayashi Subject: [PATCH 1/2] dt-bindings: spi: add DT bindings for UniPhier SPI controller Date: Thu, 19 Jul 2018 15:51:56 +0900 Message-Id: <1531983117-9443-2-git-send-email-hayashibara.keiji@socionext.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1531983117-9443-1-git-send-email-hayashibara.keiji@socionext.com> References: <1531983117-9443-1-git-send-email-hayashibara.keiji@socionext.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kunihiko Hayashi Add DT bindings for SPI controller implemented in UniPhier SoCs. Signed-off-by: Kunihiko Hayashi Signed-off-by: Keiji Hayashibara --- .../devicetree/bindings/spi/spi-uniphier.txt | 26 ++++++++++++++++++++++ 1 file changed, 26 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/spi-uniphier.txt diff --git a/Documentation/devicetree/bindings/spi/spi-uniphier.txt b/Documentation/devicetree/bindings/spi/spi-uniphier.txt new file mode 100644 index 0000000..9c8c4a1 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spi-uniphier.txt @@ -0,0 +1,26 @@ +Socionext UniPhier SPI controller driver + +UniPhier SoCs have two types of SPI controllers; SCSSI supports a +single channel, and MCSSI supports multiple channels. +Both of them support the SPI master mode only. + +Required properties: + - compatible: should be + "socionext,uniphier-scssi" - for SCSSI device + "socionext,uniphier-mcssi" - for MCSSI device + - reg: address and length of the spi master registers + - #address-cells: must be <1>, see spi-bus.txt + - #size-cells: must be <0>, see spi-bus.txt + - clocks: A phandle to the clock for the device. + - resets: A phandle to the reset control for the device. + +Example: + +spi0: spi@54006000 { + compatible = "socionext,uniphier-scssi"; + reg = <0x54006000 0x100>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&peri_clk 11>; + resets = <&peri_rst 11>; +}; -- 2.7.4