Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1641982imm; Thu, 19 Jul 2018 05:32:05 -0700 (PDT) X-Google-Smtp-Source: AAOMgpcXqncvWPXCmBj5Hk9A0aMGmi//36DcZBrZ9+RhkyNrIqGILwckv5gdhy4yD9py9e2KXCdf X-Received: by 2002:a62:5543:: with SMTP id j64-v6mr9395697pfb.188.1532003525737; Thu, 19 Jul 2018 05:32:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532003525; cv=none; d=google.com; s=arc-20160816; b=UN9ZniK0iaJ93tN+s7/9Xscq2hl/6fm9VSTTB8QqkNrqPPX6vC/CQ2HVnVhZS6VPfX TsJk9/ZYPcp4hfHiV1YIMlXrU7R2/UsdpGv/oXZsDNalyi5Y/LAfkfYZqjDXD30e3cpW lonYt1XUWPPRb34pjPX3+n6CWN6rR26qEsM41+oaVHWuLUeWAdf3W6CAIFTv0ZM7Jjn/ H/j2spj1hGvhjzs+8goDClwpdyZTe4bt+joageoDsnBZ8J9eSMKzRXIgc6UYlaAdjQhq ObsXixOykdNLEwH9VyUoyCn5z+IvthRSZDAZlcoT4t5tdSUnA+spI0K0BQlFYRJ/JLc6 18lA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=Ll2UtCdQRmZN39wE5n1SbkhwEGh+KyHpotgY4yTJF0E=; b=V9lh8DpdBSIttQq11UP6xNLdGcCb74MWwCt4xpb+t6bExXZFrN6akVO++SSMJGmsVT WUBysmO8YSIEoJa3veuOedbj3NAwEwqSRuZ5fPb7EDs2JirSsdu6RqJqSri5VnBRpmmg q0ZotwE2/TWCcKZtD/m78ETrmlwSingHLQ/WowL5RlP8RJVptqzZAruSHO+GgeSOdRFD p8ISYhTafIy1ncWjijL/qZoJ0VuTE4DKrwHDirfZfmKh1St3VgSqQPMEhQESK2cwJP27 YESwC+GrffvqowvBHwUQBrwN13vTsyypcq81FysrbjQFAoJX2N5PIpsu/RGmDd3a5Kcf jifA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e1-v6si5802003pfg.257.2018.07.19.05.31.26; Thu, 19 Jul 2018 05:32:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731236AbeGSNNp (ORCPT + 99 others); Thu, 19 Jul 2018 09:13:45 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:15103 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730273AbeGSNNp (ORCPT ); Thu, 19 Jul 2018 09:13:45 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Thu, 19 Jul 2018 05:30:41 -0700 Received: from HQMAIL105.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 19 Jul 2018 05:30:49 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 19 Jul 2018 05:30:49 -0700 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 19 Jul 2018 12:30:49 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Thu, 19 Jul 2018 12:30:49 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 19 Jul 2018 05:30:49 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Mikko Perttunen , Laxman Dewangan CC: Aapo Vienamo , , , Subject: [PATCH v4 0/7] Tegra PMC pinctrl pad configuration Date: Thu, 19 Jul 2018 15:30:27 +0300 Message-ID: <1532003434-8844-1-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi all, The Tegra Power Management Controller (PMC) can set pad power states and voltage configuration. This series implements pinctrl interfaces for configuring said pad properties. Changelog v4: - Revise the dt-bindings docs v3: - Don't expose tegra_io_pad_is_powered() - Remove tegra_io_pad_set_voltage() stub from pmc.h - Fixes i386 build failure reported by kbuild test robot v2: - Add Tegra186 AO_HV pad - Make the IO pad tables narrower - Add parens to TEGRA_IO_PAD() and TEGRA_IO_PIN_DESC() - Fix a typo in the dt-bindings docs - Remove old pmc pad voltage configuration APIs - Check return value of tegra_io_pad_find() in tegra_io_pad_pinconf_get()/_set() Aapo Vienamo (7): soc/tegra: pmc: Fix pad voltage configuration for Tegra186 soc/tegra: pmc: Factor out DPD register bit calculation soc/tegra: pmc: Implement tegra_io_pad_is_powered() soc/tegra: pmc: Use X macro to generate IO pad tables dt-bindings: Add Tegra PMC pad configuration bindings soc/tegra: pmc: Remove public pad voltage APIs soc/tegra: pmc: Implement pad configuration via pinctrl .../bindings/arm/tegra/nvidia,tegra186-pmc.txt | 92 ++++ .../bindings/arm/tegra/nvidia,tegra20-pmc.txt | 103 +++++ drivers/soc/tegra/pmc.c | 512 +++++++++++++++------ include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h | 18 + include/soc/tegra/pmc.h | 20 +- 5 files changed, 597 insertions(+), 148 deletions(-) create mode 100644 include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h -- 2.7.4