Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2602496imm; Fri, 20 Jul 2018 01:20:31 -0700 (PDT) X-Google-Smtp-Source: AAOMgpd/0AJowrCv6IE9+P78mJ5AkdAvc2Z7YpKvFRxiCw9+pF6NSkVh7SO//TkjUd61AdNr28lF X-Received: by 2002:a62:ca0d:: with SMTP id n13-v6mr1184236pfg.69.1532074831081; Fri, 20 Jul 2018 01:20:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532074831; cv=none; d=google.com; s=arc-20160816; b=CG2YOJ+SYCQ6qur7QzRkzutwMs1db86NeHCLnOVhHgtOeI3GO58GnoVkPY4CkHSU0O tFu/IoEWpd6IxjDKRHEGpW7spLIM/ptndqpELAY3EN9gmh+VcA+uuRZvqHQ4hPugY6b0 IB8iTy1HdFBDNNN4I6WuZWkReMGMsOxszWxVUhuyTW04zPGAjGd6vb6Ycf+UR6MiH2q9 5Z2n6OCMQKQ/KvSw5Vy2xvmS0LK3jPfw5ol/Aqu7oFN8TqTB3haDZr5hAQWhigVO9kCQ 57OVocDoU2FSOtdJs1CJEdoD521RmHUf7IhvxUzySTLitAyEzLNxLfPl78rV2lqLp/AA D/mw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=xi8VInW6bissYScGHPQSzhsg7R2WlBU6buIDplmwc8M=; b=D5ubMlJGZW2Vf0hRHLSrA9z/iN1K5yMIXheIQjomEvpkuGZTB86QaU09fpOQoBFBtH XMDMLVMoZw3zdThdZ8MFbV5kb69zvKVyZ+y311cO6Zh+rAnydhkOiDhNkpWM78Rqty6B td0taa8A/2FEo29tF9jjnESfEXxBVNyimPWYm4gdNsaXzwtjs3u6OOjRtVX57Otams0e RM7+fhemlrEYJHgSQQg0cOnZivVkTdX6nGfTZm+V+JNRDKvzQKxRDMYYnOpLnNBY7fTl 9VmjoDoYBxg/pl8K4+jh3FO0TYqsfCxldvYIn2pLftwqrFveT+JyMX1zmC2dc1ZUCN8n K7dQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i13-v6si1307249pgl.104.2018.07.20.01.20.16; Fri, 20 Jul 2018 01:20:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728253AbeGTJGo (ORCPT + 99 others); Fri, 20 Jul 2018 05:06:44 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:32689 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728185AbeGTJGo (ORCPT ); Fri, 20 Jul 2018 05:06:44 -0400 X-UUID: 560fcb4fb9904a02a7d83e2bcc0ed465-20180720 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1248894736; Fri, 20 Jul 2018 16:19:31 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs03n2.mediatek.inc (172.21.101.182) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Fri, 20 Jul 2018 16:19:30 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Fri, 20 Jul 2018 16:19:30 +0800 Message-ID: <1532074769.19148.2.camel@mtksdaap41> Subject: Re: [PATCH v3 0/4] Add basic support for Mediatek MT8183 SoC From: Erin Lo To: Matthias Brugger CC: Rob Herring , Mark Rutland , Thomas Gleixner , Jason Cooper , Marc Zyngier , Greg Kroah-Hartman , , srv_heupstream , , , , , , Date: Fri, 20 Jul 2018 16:19:29 +0800 In-Reply-To: <9ba45353-a6e1-9a6e-f05b-4b1679ae9e52@gmail.com> References: <1526538126-51497-1-git-send-email-erin.lo@mediatek.com> <9ba45353-a6e1-9a6e-f05b-4b1679ae9e52@gmail.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2018-07-16 at 11:28 +0200, Matthias Brugger wrote: > Hi Erin, > > On 17/05/18 08:22, Erin Lo wrote: > > MT8183 is a SoC based on 64bit ARMv8 architecture. > > It contains 4 CA53 and 4 CA73 cores. > > MT8183 share many HW IP with MT65xx series. > > This patchset was tested on MT8183 evaluation board, and boot to shell ok. > > > > This series contains document bindings, device tree including interrupt, uart. > > > > Change in v3: > > 1. Fill out GICC, GICH, GICV regions > > 2. Update Copyright to 2018 > > > > Change in v2: > > 1. Split dt-bindings into different patches > > 2. Correct bindings for supported SoCs (mtk-uart.txt) > > > > Ben Ho (1): > > arm64: dts: Add Mediatek SoC MT8183 and evaluation board dts and > > Makefile > > > > Erin Lo (3): > > dt-bindings: arm: Add bindings for Mediatek MT8183 SoC Platform > > dt-bindings: mtk-sysirq: Add compatible for Mediatek MT8183 > > dt-bindings: serial: Add compatible for Mediatek MT8183 > > > > I'm a bit reluctant to take this series, as it will only enable the EVB board to > boot into a serial console. Are you planning to add support for other devices of > this SoC? > > Apart please take into account that there is an issue with the dts file, as you > were told by the kbuild test robot. > > Regards, > Matthias > Hi, Matthias Sorry for missing this letter...since mail proxy server. We plan to add support all the devices of MT8183 in serious. We have implemented the clock and pinctrl driver for upstream and they are in internal review right now. About the dts issue... do you suggest me to send new patch right now or wait for clock and pinctrl driver ready then send them together? Best Regards, Erin > _______________________________________________ > Linux-mediatek mailing list > Linux-mediatek@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-mediatek