Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2727762imm;
        Fri, 20 Jul 2018 04:00:31 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpfc0z/nYF6NnaAO5WIPmV4ffaer16kG0JhENA8Tl8lW4VpL6VTaSfRcXLWtlpkF+EgXONEr
X-Received: by 2002:a17:902:6f02:: with SMTP id w2-v6mr1608263plk.216.1532084430923;
        Fri, 20 Jul 2018 04:00:30 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1532084430; cv=none;
        d=google.com; s=arc-20160816;
        b=0JAnWMXO9cyPKBFG/MYADuEGs8yx7RAyRgq2DKamP1V1GUZcG+P7CEioR/H65g+3bQ
         wOeiFTuCpOd5X/TB+vlHy2xQ2Uc06X4VJIIcFocSKyGMqlp1wTGb4rCX6J9h3yLn2ToG
         14KEUaj5JV+EtiQev/Jfd40EQkmxBAaIkaqYWGDz1sdUXOBEw/bVqm5DZYrYKYyBfhp2
         39MIaCbMC3Ke2z4vTNyH8IAJ9Nx5RKkiDCukrmdAvN4o0lSHd+qXw/arBWfjdm/tAcST
         x3kaEeLb7CYCxa4QZtGnFYNA1RX9EcSAn/FeqNTSjMWnCQNN2Roq78rxeuwr7kkMBXAw
         9MPA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=lLm23Z6pI2ZEDz3F7k0TJECGQbt7RHxl9zTYzCfTUzw=;
        b=s/q5IP/S0Tzs1159OrYCSOHZIONUfCEDttkEJw/wR6kpBT/O3YMOO0M/FmNZckxSZ8
         sIq/hGDPjLZcWD7vblbOScPt3ni+461Lz20j2F4lIZVA4DSlPiuw2o6NsHuEGb//M5Sd
         UBFzf7ZgcECQVuq+PJjOPcvklJ+tRQZj1Q8X2GpIrCOFrLjVWYlSl3MkFLHdyoq3B7aH
         YSR/938YV3RE0Rs8LV6DE+t3Omz860bgH2LSNcP0/vsietwkySeOgYqxml6ip/uLpZyu
         mYBPoT6fCbMHoPYg1rb4ihXs3vtLcegp64ushGs5eBWorlWhNQ2/BzdY2Wyi7VcRfM5k
         OycQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id j125-v6si1497976pfc.243.2018.07.20.04.00.16;
        Fri, 20 Jul 2018 04:00:30 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731140AbeGTLrL (ORCPT <rfc822;hubert.jasudowicz@gmail.com>
        + 99 others); Fri, 20 Jul 2018 07:47:11 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:12052 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1731034AbeGTLrL (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 20 Jul 2018 07:47:11 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b51c08a0000>; Fri, 20 Jul 2018 03:59:22 -0700
Received: from HQMAIL104.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Fri, 20 Jul 2018 03:59:28 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Fri, 20 Jul 2018 03:59:28 -0700
Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL104.nvidia.com
 (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Jul
 2018 10:59:27 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Fri, 20 Jul 2018 10:59:28 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b51c08e0000>; Fri, 20 Jul 2018 03:59:28 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Mikko Perttunen <mperttunen@nvidia.com>,
        Laxman Dewangan <ldewangan@nvidia.com>
CC:     Aapo Vienamo <avienamo@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Subject: [PATCH v5 3/7] soc/tegra: pmc: Implement tegra_io_pad_is_powered()
Date:   Fri, 20 Jul 2018 13:59:11 +0300
Message-ID: <1532084355-31482-4-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1532084355-31482-1-git-send-email-avienamo@nvidia.com>
References: <1532084355-31482-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Implement a function to query whether a pad is in deep power down mode.
This will is needed by the pinctrl callbacks.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
Acked-by: Jon Hunter <jonathanh@nvidia.com>
---
 drivers/soc/tegra/pmc.c | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c
index 393ca72..784c182 100644
--- a/drivers/soc/tegra/pmc.c
+++ b/drivers/soc/tegra/pmc.c
@@ -1075,6 +1075,22 @@ int tegra_io_pad_power_disable(enum tegra_io_pad id)
 }
 EXPORT_SYMBOL(tegra_io_pad_power_disable);
 
+static int tegra_io_pad_is_powered(enum tegra_io_pad id)
+{
+	unsigned long request, status;
+	u32 mask;
+	u32 value;
+	int err;
+
+	err = tegra_io_pad_get_dpd_register_bit(id, &request, &status, &mask);
+	if (err)
+		return err;
+
+	value = tegra_pmc_readl(status);
+
+	return !(value & mask);
+}
+
 int tegra_io_pad_set_voltage(enum tegra_io_pad id,
 			     enum tegra_io_pad_voltage voltage)
 {
-- 
2.7.4