Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2729759imm; Fri, 20 Jul 2018 04:01:56 -0700 (PDT) X-Google-Smtp-Source: AAOMgpcAb0L1uE9gp22Nj+P01Typx6A8EmQEKhIO1qz5dRbdDpKcEwtxVyqYQwT7BKRJaGQGhdQR X-Received: by 2002:a63:b705:: with SMTP id t5-v6mr1640650pgf.45.1532084516445; Fri, 20 Jul 2018 04:01:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532084516; cv=none; d=google.com; s=arc-20160816; b=up1W11YzdNCSp/X97nj/qCYFDBhDLkWdRHUfBysZ0rptOvhS8JoYosJLpdQ118RwMf tX1QYH7ztpPena+zRNa8L8qWafFzixGxO4p1qOZfqRfp4pj1pbsElQFv78y3DGneAXte 5TxlO9Bdt2Hz7W8sjsIER9ir1zU3fowlHvrYa1pxccKYR8xgFf/gRMvuSAUNK0BdI2fE GSxWql9SY0FMSeouO69Bjz5uzRsg4BBPJIzqDbg1RD7L8UbbvyzopmgiK6YUmoVgtdn4 qijYx+yMcf9Sj0hdTXpNaSLsTrmuMGVZcuPVaNf8hcsRdMMCrx5++pIs8R2LKhapaa9C 6hIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=7SzyHU0YoZY4vNX0zadXzqiX5lce00pK+Dh+sOWS+0s=; b=0FJK0Xu6efCWrYdBYb7HxgPlnIMu+YgTXOO0+AEp2OTr8AgIkHtxLDqG99MNs2tewY TTK6OenfXPlYvlqQJLIHy8KApNnVGtHlWvVVd5V7CqpGTD8yIY3ac/1FxQ7e5Jud1oeT FBmGg6Pzi/Sj3E8A1uUL08LEXgTnN/VQ8sliPNkiTyGJYL/5Bb0RLqfcNvzEIydTte0o L1rp1JT9v2LgZyNq+E+UXQWatlVbejBPy0bOXIcjdX4wm9HVwJ8FAaxH+7CDT6p1Vi5+ pdAyiSVpUu0TjuV9d9GVxMe36gjpvhdMQNaB2335zAdmcHEvoAojj3hVgGVaWQPxnZ0b zSLA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x5-v6si1750462pgx.310.2018.07.20.04.01.42; Fri, 20 Jul 2018 04:01:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731073AbeGTLrK (ORCPT + 99 others); Fri, 20 Jul 2018 07:47:10 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:12047 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727289AbeGTLrI (ORCPT ); Fri, 20 Jul 2018 07:47:08 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 20 Jul 2018 03:59:20 -0700 Received: from HQMAIL107.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 20 Jul 2018 03:59:26 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 20 Jul 2018 03:59:26 -0700 Received: from HQMAIL112.nvidia.com (172.18.146.18) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Jul 2018 10:59:26 +0000 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL112.nvidia.com (172.18.146.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Jul 2018 10:59:26 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 20 Jul 2018 10:59:25 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 20 Jul 2018 03:59:25 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Mikko Perttunen , "Laxman Dewangan" CC: Aapo Vienamo , , , Subject: [PATCH v5 2/7] soc/tegra: pmc: Factor out DPD register bit calculation Date: Fri, 20 Jul 2018 13:59:10 +0300 Message-ID: <1532084355-31482-3-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532084355-31482-1-git-send-email-avienamo@nvidia.com> References: <1532084355-31482-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Factor out the the code to calculate the correct DPD register and bit number for a given pad. This logic will be needed to query the status register. Signed-off-by: Aapo Vienamo Acked-by: Jon Hunter --- drivers/soc/tegra/pmc.c | 20 +++++++++++++++++--- 1 file changed, 17 insertions(+), 3 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index f926332..393ca72 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -922,11 +922,12 @@ tegra_io_pad_find(struct tegra_pmc *pmc, enum tegra_io_pad id) return NULL; } -static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, - unsigned long *status, u32 *mask) +static int tegra_io_pad_get_dpd_register_bit(enum tegra_io_pad id, + unsigned long *request, + unsigned long *status, + u32 *mask) { const struct tegra_io_pad_soc *pad; - unsigned long rate, value; pad = tegra_io_pad_find(pmc, id); if (!pad) { @@ -947,6 +948,19 @@ static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, *request = pmc->soc->regs->dpd2_req; } + return 0; +} + +static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, + unsigned long *status, u32 *mask) +{ + unsigned long rate, value; + int err; + + err = tegra_io_pad_get_dpd_register_bit(id, request, status, mask); + if (err) + return err; + if (pmc->clk) { rate = clk_get_rate(pmc->clk); if (!rate) { -- 2.7.4