Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2829081imm; Fri, 20 Jul 2018 05:47:33 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdtxixVEdd7vsIO0SINyvPiHGwV8NGf0VUgusnaucglJfcWTcaIxMa0kg//JweVh7o+3/VI X-Received: by 2002:a63:c312:: with SMTP id c18-v6mr1955970pgd.449.1532090853242; Fri, 20 Jul 2018 05:47:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532090853; cv=none; d=google.com; s=arc-20160816; b=pVXxZHC168jhxnhcr+SzHAIAm+aW39Jk1Ryio5cG9FMlbwK78gez5vWzMikJyZd7w6 5MdfGB5jVwaICN5lOmpqlWPzUqZVj+hgJ/jiPnSwkSRVRYmWYeS3+qjMkKsR1F/eVwcg SPkVjcwTR+7i1drEnEA1eap9K/g91VuJKTNI9CEuu7bA/LyeFqDNOcEJDDeHxIt/79Rh g0eNNyllW4A6KY/S2KtmpoDPUJD83usKj3GkJ+o5wK6QxkWkAFrDpGo8Fnpn/+My9hQR obP5MIUUe30cWCDS+Um7Dw86dZq7bz831q3XMvFZFRZrorFQJnwagQU1N9k5mjeEThUh TT2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=VGl1qguDRWpbIfKV8YJlxvE6H7Ro19pkYmmkDW74z7E=; b=GaHgACacly23W06lTb38bfIAI9ImGo8pNmZ4lqMJocH3VMBL3CSz3AEmEpH+ehN5gQ Soy+Hgcc/owzy7SQ51/BvMAEmnK68Z6XYuAwrPk+daD/3Mk4QXH42KNyPOAocW1FfJaL cXOLNSBj4xjjXElQWmRiSso1G9quvENSOkowkDxAiQ3bZH9OYEzJjk9nmhSjEv6fl4ZC f5sSH6jCZ4xg3apo5+yZBMxOa/s64xRQJK3fFiz0rP3iH37b5oE0nAgJ0EuMj8WZJmuV cDOeCYdEw1WYGzKs8q1IDEagP7ZiuKfNAq736FRCQD03MvVQKciQSSGfoogjdbhcRYsZ 7HcQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f184-v6si1779329pfb.314.2018.07.20.05.47.18; Fri, 20 Jul 2018 05:47:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390415AbeGTNeL (ORCPT + 99 others); Fri, 20 Jul 2018 09:34:11 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:4922 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389740AbeGTNeJ (ORCPT ); Fri, 20 Jul 2018 09:34:09 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 20 Jul 2018 05:45:57 -0700 Received: from HQMAIL108.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 20 Jul 2018 05:46:03 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 20 Jul 2018 05:46:03 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Jul 2018 12:46:03 +0000 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Jul 2018 12:46:03 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 20 Jul 2018 12:46:03 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 20 Jul 2018 05:46:02 -0700 From: Aapo Vienamo To: Ulf Hansson , Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , "Adrian Hunter" , Mikko Perttunen CC: , , , , Aapo Vienamo Subject: [PATCH 3/7] arm64: dts: Add Tegra210 sdmmc pinctrl voltage states Date: Fri, 20 Jul 2018 15:45:42 +0300 Message-ID: <1532090746-15863-4-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532090746-15863-1-git-send-email-avienamo@nvidia.com> References: <1532090746-15863-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add pad voltage configuration nodes for sdmmc pads with configurable voltages on Tegra210. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 3be920e..bc1918e 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -3,6 +3,7 @@ #include #include #include +#include #include #include @@ -776,6 +777,26 @@ #power-domain-cells = <0>; }; }; + + sdmmc1_3v3: sdmmc1-3v3 { + pins = "sdmmc1"; + power-source = ; + }; + + sdmmc1_1v8: sdmmc1-1v8 { + pins = "sdmmc1"; + power-source = ; + }; + + sdmmc3_3v3: sdmmc3-3v3 { + pins = "sdmmc3"; + power-source = ; + }; + + sdmmc3_1v8: sdmmc3-1v8 { + pins = "sdmmc3"; + power-source = ; + }; }; fuse@7000f800 { @@ -1027,6 +1048,9 @@ clock-names = "sdhci"; resets = <&tegra_car 14>; reset-names = "sdhci"; + pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; + pinctrl-0 = <&sdmmc1_3v3>; + pinctrl-1 = <&sdmmc1_1v8>; status = "disabled"; }; @@ -1049,6 +1073,9 @@ clock-names = "sdhci"; resets = <&tegra_car 69>; reset-names = "sdhci"; + pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; + pinctrl-0 = <&sdmmc3_3v3>; + pinctrl-1 = <&sdmmc3_1v8>; status = "disabled"; }; -- 2.7.4