Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2829669imm; Fri, 20 Jul 2018 05:48:12 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfVNJcgpb41xsdxXMe2kLwL54yLAfffgN7s8Ax1eBRqtq06FQCJt0130Hzwes+4Oz5smIui X-Received: by 2002:a63:524e:: with SMTP id s14-v6mr2002710pgl.35.1532090892795; Fri, 20 Jul 2018 05:48:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532090892; cv=none; d=google.com; s=arc-20160816; b=Jxqqg06+vvyrgCZMwhYM0Z8ImPp5ZH3Py5e7VeBg479oPYvq66YlviXiznxiFGVxSk KW6NmorzLwbWV2FNlNMiA9WeE7tCBgQ7CXUkkfCh3dPUmjWAKW6C3dbJNgdBGg3NMfIW raJ+H+hM8KX5teTZtW+YrjP1SQ5Y0H7rbUjnGl8wLBFJCgzuwuSyjMxLkibAGztzyf+9 LjM1sHUJlX/r5O+gUcVTh7x/gYwW9Sh4HoYtaKtDUkU+huMvq99BmbLY4OER5zMJoCsl J190Rt8k/xex4yVLQnZlA+s/KP2yVp0x+ofiWdjIYH268dUPEJ5IF4Nr6ospQ5B6nUUd 882g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=BMgywckgfcXuTc5w3tiMdkZMhhQHCQhzvKqe7xk/1C4=; b=0TiZOuxhHiIqQLU4lfLhKVFwX+2XzJ7Ev3JWAZq+6nV78gDcslBDMBqeD/+kWILKE9 YdGdGLE9lXL3QzBtUY+v9M31ufwPGmYKTlGOko8msH3bIvHeGmQCaz0Y/V4M26EQn7LT Kuq5f/gHLVt112OkJr4/IEAl1E7Luj3ieoQZPnwN6CqOezf/a2dwSd6xe0UYATFiqPky /CsTNGEc/CtXzZ2qxG4oKBv1NtI2hjvj/A1nEEji4wwZQDOG5cTfOJyYUrG6dZS8DTBc 6yL92yLfvfgesv2KP6gHGnrM998X2llQQd/cQnZ1TwmqGRakdSpmv3nKT5waAXRjreF4 XOiQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a16-v6si1873115pga.168.2018.07.20.05.47.58; Fri, 20 Jul 2018 05:48:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389561AbeGTNeF (ORCPT + 99 others); Fri, 20 Jul 2018 09:34:05 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:18902 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388144AbeGTNeE (ORCPT ); Fri, 20 Jul 2018 09:34:04 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 20 Jul 2018 05:45:49 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 20 Jul 2018 05:45:58 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 20 Jul 2018 05:45:58 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Jul 2018 12:45:57 +0000 Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 20 Jul 2018 12:45:57 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Fri, 20 Jul 2018 12:45:57 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Fri, 20 Jul 2018 05:45:57 -0700 From: Aapo Vienamo To: Ulf Hansson , Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , "Adrian Hunter" , Mikko Perttunen CC: , , , , Aapo Vienamo Subject: [PATCH 1/7] dt-bindings: Document Tegra SDHCI pinctrl bindings Date: Fri, 20 Jul 2018 15:45:40 +0300 Message-ID: <1532090746-15863-2-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532090746-15863-1-git-send-email-avienamo@nvidia.com> References: <1532090746-15863-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document the pinctrl bindings used by the SDHCI driver to reconfigure pad voltages on controllers supporting multiple voltage levels. Signed-off-by: Aapo Vienamo --- .../bindings/mmc/nvidia,tegra20-sdhci.txt | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt index 9bce578..90c214d 100644 --- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt +++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt @@ -38,3 +38,25 @@ sdhci@c8000200 { power-gpios = <&gpio 155 0>; /* gpio PT3 */ bus-width = <8>; }; + +Optional properties for Tegra210 and Tegra186: +- pinctrl-names, pinctrl-0, pinctrl-1 : Specify pad voltage + configurations. Valid pinctrl-names are "sdmmc-3v3" and "sdmmc-1v8" + for controllers supporting multiple voltage levels. The order of names + should correspond to the pin configuration states in pinctrl-0 and + pinctrl-1. + +Example: +sdhci@700b0000 { + compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; + reg = <0x0 0x700b0000 0x0 0x200>; + interrupts = ; + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; + clock-names = "sdhci"; + resets = <&tegra_car 14>; + reset-names = "sdhci"; + pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; + pinctrl-0 = <&sdmmc1_3v3>; + pinctrl-1 = <&sdmmc1_1v8>; + status = "disabled"; +}; -- 2.7.4