Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp2847877imm; Fri, 20 Jul 2018 06:04:41 -0700 (PDT) X-Google-Smtp-Source: AAOMgpe8NDUoM6pUyl0GwFOWrBvQ02/CwDjZcQWhpdHzyzPkms6hVcSQUdLrpqObVXWGstX38dek X-Received: by 2002:a63:8749:: with SMTP id i70-v6mr2051768pge.325.1532091881745; Fri, 20 Jul 2018 06:04:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532091881; cv=none; d=google.com; s=arc-20160816; b=kEZg8ypIMGGx9w8ghrFeO7op+s+Q6wNnQB5HMqmzo3qzDB2AkYIoDb3DvSeG7FzTv8 Yc71uGg297DrPfFMNV/ZNxJqfunZgsNhaWBr2gxMOkqFICjp9qOHAJ2CoMtsXdPIo4Jl o/8ZJGgMVep9XowjoOzPIQvSRG3IQjlPE05k6Afe/kkAQrwcEXDMwuTRurW02hKdUrct dMUiYK/GEk4yuPvFwUxll8LnsJ0lE4Cd8HYEToF4ZpxiM4B1pZRLmce+ndYqKTssoK0H b/zxFj+am2NNDlSvOXuYBu2QL3b9c1PcZXseWAjIg48W39KXbA6LMqPYpzs9mty+W7id m5ZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date :arc-authentication-results; bh=1GFQPAmbFVlEq8XGg9wCg68xmm812uQhU8wNPYqN6YI=; b=o2AzxdKbO+l7CB8RUzf8eqEHsYSp8QrDtJ102ekdf8z27258SQ3HQzfmaQXof7FgpA 317pRrPJgOYZgbt6WsoTX7IKx3b7DOzdrgoXqiGKSElD/XR5Tt8xugXTC2DFgQM+NaXz o9tDtB59S+9jns29l1wJGTn8bsJEmt71cDtQMGAmFuv+289b12oWJFg/TBNZYXUezeS+ 9OdcmuyWbmgldr54alJRgLTXH+dTxE/mMeOlQf1VoWnA7RthXl7r3UHDQvfnGpOY72IZ IUkpucHGUzOeJcSbr+tJ9C1tafi63pJKvLFnJo1mAQK79x3AxDAcNHFin8xW+i+Mb12v D+Ig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s124-v6si1859954pfb.1.2018.07.20.06.04.27; Fri, 20 Jul 2018 06:04:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731213AbeGTNwC convert rfc822-to-8bit (ORCPT + 99 others); Fri, 20 Jul 2018 09:52:02 -0400 Received: from mail.bootlin.com ([62.4.15.54]:49020 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730998AbeGTNwC (ORCPT ); Fri, 20 Jul 2018 09:52:02 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id CBA9120737; Fri, 20 Jul 2018 15:03:48 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from bbrezillon (AAubervilliers-681-1-78-122.w90-88.abo.wanadoo.fr [90.88.20.122]) by mail.bootlin.com (Postfix) with ESMTPSA id 5384A20618; Fri, 20 Jul 2018 15:03:48 +0200 (CEST) Date: Fri, 20 Jul 2018 15:03:48 +0200 From: Boris Brezillon To: Abhishek Sahu Cc: Miquel Raynal , David Woodhouse , Brian Norris , Marek Vasut , Richard Weinberger , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, Andy Gross Subject: Re: [PATCH 2/5] mtd: rawnand: qcom: remove driver specific block_markbad function Message-ID: <20180720150348.592c8984@bbrezillon> In-Reply-To: <7ab0be154272b71f9beb2a7fb830c7be@codeaurora.org> References: <1530863519-5564-1-git-send-email-absahu@codeaurora.org> <1530863519-5564-3-git-send-email-absahu@codeaurora.org> <20180718232350.3eaade9a@xps13> <20180718234358.6bb5e8a0@bbrezillon> <7ab0be154272b71f9beb2a7fb830c7be@codeaurora.org> X-Mailer: Claws Mail 3.15.0-dirty (GTK+ 2.24.31; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 20 Jul 2018 17:46:38 +0530 Abhishek Sahu wrote: > Hi Boris, > > On 2018-07-19 03:13, Boris Brezillon wrote: > > On Wed, 18 Jul 2018 23:23:50 +0200 > > Miquel Raynal wrote: > > > >> Boris, > >> > >> Can you please check the change in qcom_nandc_write_oob() is > >> valid? I think it is but as this is a bit of a hack I prefer double > >> checking. > > > > Indeed, it's hack-ish. > > > >> > >> Thanks, > >> Miquèl > >> > >> > >> Abhishek Sahu wrote on Fri, 6 Jul 2018 > >> 13:21:56 +0530: > >> > >> > The NAND base layer calls write_oob() by setting bytes at > >> > chip->badblockpos with value non 0xFF for updating bad block status. > >> > The QCOM NAND controller skips the bad block bytes while doing normal > >> > write with ECC enabled. When initial support for this driver was > >> > added, the driver specific function was added temporarily for > >> > block_markbad() with assumption to change for raw read in NAND base > >> > layer. Moving to raw read for block_markbad() seems to take more time > >> > so this patch removes driver specific block_markbad() function by > >> > using following HACK in write_oob() function. > >> > > >> > Check for BBM bytes in OOB and accordingly do raw write for updating > >> > BBM bytes in NAND flash or normal write for updating available OOB > >> > bytes. > > > > Why don't we change that instead of patching the qcom driver to guess > > when the core tries to mark a block bad? If you're afraid of breaking > > existing drivers that might rely on the "write/read BBM in non-raw > > mode" solution (I'm sure some drivers are), you can always add a new > > flag in chip->options (NAND_ACCESS_BBM_IN_RAW_MODE) and only use raw > > accessors when this flag is set. > > > > We started with that Only > > http://patchwork.ozlabs.org/patch/508565/ > > and since we didn't conclude, we went for driver > specific bad block check and mark bad block functions. > > Now, we wanted to get rid of driver specific functions > > 1. For bad block check, we found the way to get the BBM bytes > with ECC read. Controller updates BBM in separate register > which we can read and update the same in OOB. Patch #1 of > series does the same. > > 2. For bad block mark, there is no way to update in ECC mode > that's why we went for HACK to get rid of driver specific > function. > > If adding flag is fine now then this HACK won't be required. Yep. I'm fine with that. Can you rebase the patch you pointed out on top of nand/next and move the flag to chip->options instead of chip->bbt_options + prefix it with NAND_ instead of NAND_BBT_? > Moving to RAW mode for every one still looks risky. I agree.