Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp6703234imm; Tue, 24 Jul 2018 01:19:38 -0700 (PDT) X-Google-Smtp-Source: AAOMgpd9Vl8ve2nsLZ3TBbJ6DeyVqvYGgwUmbzHUanK8YNaV65IVYSUaldhP+yl9j4GYP0/8GKfZ X-Received: by 2002:a62:d75b:: with SMTP id v27-v6mr16561095pfl.79.1532420378299; Tue, 24 Jul 2018 01:19:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532420378; cv=none; d=google.com; s=arc-20160816; b=sWFzBwuLkxob2hv52nAOJh9ieYqYkJh6Rri3rRTfqpWVOZgAX25Q9BeR9V4Au4M1tF 7I7APGCO+l5IIJbCz3hTI4J0lw1RiBpusOchuLYkr8uXRarkhmdG+tWkWgj4JWZYpf/l JX4wOY+EfXHIIJfXWgxR6mGlL6QaIFIHRE/QgAXpsdn2L6bRmbGYK05PjhTEmADXErbE do2LxTGvkVAXb/urhij+NyEc26HGgxZQ8Nr835dIKGWMV6DqMIl11Mk2OLPncpn5t4qR MuEx7OmZlmrYT8i9bULR2A7oa8IH3TIZCwLw/jl+URhUM7Za81M4Rt91lFtdWbHevdQo szmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=9VvjT1pTG3SvV/9nbvzBhDnpNWxn2F2IuCvd2o+gm3k=; b=OFnl3W49q8ZX834ObIeWtQNxfNfPHM9+mx/8E1Hj2YldNLN++ANrHZQtP1F1KXXQ/g R467yXk1L1wULNWVtk01EJDnKypetXFu/+sdbt7MfHFKZgtpvRqHMLwcviLHbwZUnpr/ QrPBG3kCfr20/AJIfu9PjBCR4SQC11M0avsrBub0LMb11GDGrGPoAfIKacfjDR7dxUjw 8kBOLzFwOWZ4f71kOYKCIViCZC1z97n5Z0I6Fya+aQmEwSulDM0ThMiiWanJ+dNrPVpp b0re5kZ0CFcQvcd0zGerV2ZmMSnlvCrGW+yiW4z021OmHQ9CS6PmJ1KglLtTRUlmpbBZ fOMQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i3-v6si10116894pld.189.2018.07.24.01.19.23; Tue, 24 Jul 2018 01:19:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388703AbeGXJWr (ORCPT + 99 others); Tue, 24 Jul 2018 05:22:47 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:49507 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2388383AbeGXJWq (ORCPT ); Tue, 24 Jul 2018 05:22:46 -0400 X-UUID: 9413908b84cb4d63bd5aa8bf664c03d5-20180724 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 143181075; Tue, 24 Jul 2018 16:17:22 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 24 Jul 2018 16:17:20 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 24 Jul 2018 16:17:19 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Matthias Brugger , , , , , , Stu Hsieh Subject: [PATCH v1 00/15] Add RDMA memory mode support for mediatek SOC MT2712 Date: Tue, 24 Jul 2018 16:17:00 +0800 Message-ID: <1532420235-22268-1-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series add RDMA memory mode support for mediatek SOC MT2712. MT2712 has three display data path, including three HW engine, two OVL and one RDMA. The RDMA used in third ddp and it need to be set memory mode, then RDMA could read data from memory and output to panel. Stu Hsieh (15): drm/mediatek: add connection from RDMA0 to DPI1 drm/mediatek: add connection from RDMA0 to DSI1 drm/mediatek: add connection from RDMA1 to DSI0 drm/mediatek: add connection from RDMA2 to DSI0 drm/mediatek: add RDMA memory mode for crtc created drm/mediatek: add memory mode for RDMA drm/mediatek: add layer config to set RDMA for plane setting drm/mediatek: add RGB color format support for RDMA drm/mediatek: add YUYV/UYVY color format support for RDMA drm/mediatek: add drm_device in RDMA for mamory mode to reaquest buffer drm/mediatek: add dummy buffer for RDMA memory mode drm/mediatek: add layer number condition for RDMA to control plane drm/mediatek: Update some variable name from ovl to comp drm/mediatek: fixed the error value for add DSI1 in mutex drm/mediatek: fixed connection from RDMA2 to DSI1 drivers/gpu/drm/mediatek/mtk_disp_rdma.c | 122 +++++++++++++++++++++++++++- drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 59 +++++++++----- drivers/gpu/drm/mediatek/mtk_drm_crtc.h | 4 +- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 20 ++++- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 2 + 5 files changed, 181 insertions(+), 26 deletions(-) -- 2.12.5