Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp7047862imm; Tue, 24 Jul 2018 07:35:57 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdKS5Pg9XiQWonB0DMJvd3C6cyxYEnJ9UMs7P82E6tk0ftiv9SZ59dBHu2gQpuxdJ8+vUIy X-Received: by 2002:a17:902:6acc:: with SMTP id i12-v6mr17232630plt.278.1532442957121; Tue, 24 Jul 2018 07:35:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532442957; cv=none; d=google.com; s=arc-20160816; b=LjI4erg0e7hiSsobPxTEWjL8jK53OkCD6kUXTHtzLlwU830FA8d4Vs4gqyKG/kviMf PgGLj9/KL9dPB/3YjPgc94tjLohLx385KS4XeVDwSov+M2R54ZgkM5WqfoZodEKQGS4n jDRJa1McCHP/oFF7Xa9kVEwosmiot/2V7It0uS9blW+5qoZJgnlBFMiK7tk1964PGmwG 3ee/WRvV4/KE5peGPJXUPJKIk/djk8luW+1kUmeDJJKU1cY6czd6Hxg0Fsf4aSTAY0uQ wbto5qIVctY25WsoSgYeFH/8+ROf0utuakb1gwB1WtNOPtR0nLHSVXMUEIc9fiCV+q+C 6lNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=XmLF00Q9VEzSuVnEL/hst3POQQaoi3U9NfZLZGBeyN8=; b=LV1gEUdalXbHybhsw+1MG+d/2ZP6+jotit1eIQQErQzkOLgmisLlvJIB4TP6XMolX8 72ad2M2RYJ0Lc+9Z5D6avcS47Kp2+aiylcs0R2etbf7etCI7/uRHoEg3ykWIzRn44eD4 PuStM3coicFcGJX8jNCihjORuyQrd9xT6ITzqKrV26pJ1WwFvu1bd0fojMXaDTUSc6So 9LWEtxu6zOLRpc/PfJxUtgHaz+XYNzXf9uRs6A6zcggGzDDxeO6OT73kO2WkwGmBZ0HA 4DUbObDuNKHb0OULjuPnySd6FhkdfXHXKvV7olI6aJv8wcbSl97HLitV3Gr8f1lCX+AA VNPw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 95-v6si10362394plc.466.2018.07.24.07.35.42; Tue, 24 Jul 2018 07:35:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388677AbeGXPlc (ORCPT + 99 others); Tue, 24 Jul 2018 11:41:32 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:16564 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388373AbeGXPlb (ORCPT ); Tue, 24 Jul 2018 11:41:31 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Tue, 24 Jul 2018 07:34:35 -0700 Received: from HQMAIL105.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 24 Jul 2018 07:34:45 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 24 Jul 2018 07:34:45 -0700 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 24 Jul 2018 14:34:44 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Tue, 24 Jul 2018 14:34:44 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 24 Jul 2018 07:34:44 -0700 From: Aapo Vienamo To: Ulf Hansson , Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Adrian Hunter , Mikko Perttunen CC: , , , , Aapo Vienamo Subject: [PATCH 07/10] arm64: dts: tegra186: Add sdmmc pad auto calibration offsets Date: Tue, 24 Jul 2018 17:34:23 +0300 Message-ID: <1532442865-6391-6-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532442865-6391-1-git-send-email-avienamo@nvidia.com> References: <1532442591-5640-1-git-send-email-avienamo@nvidia.com> <1532442865-6391-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the calibration offset properties used for automatic pad drive strength calibration. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 7669756..ee8e6cf 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -240,6 +240,12 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc1_3v3>; pinctrl-1 = <&sdmmc1_1v8>; + pad-autocal-pull-up-offset-3v3-timeout = <0x07>; + pad-autocal-pull-down-offset-3v3-timeout = <0x06>; + pad-autocal-pull-up-offset-1v8-timeout = <0x07>; + pad-autocal-pull-down-offset-1v8-timeout = <0x07>; + pad-autocal-pull-up-offset-sdr104 = <0x03>; + pad-autocal-pull-down-offset-sdr104 = <0x05>; status = "disabled"; }; @@ -254,6 +260,10 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc2_3v3>; pinctrl-1 = <&sdmmc2_1v8>; + pad-autocal-pull-up-offset-3v3-timeout = <0x07>; + pad-autocal-pull-down-offset-3v3-timeout = <0x06>; + pad-autocal-pull-up-offset-1v8-timeout = <0x07>; + pad-autocal-pull-down-offset-1v8-timeout = <0x07>; status = "disabled"; }; @@ -268,6 +278,12 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc3_3v3>; pinctrl-1 = <&sdmmc3_1v8>; + pad-autocal-pull-up-offset-1v8 = <0x00>; + pad-autocal-pull-down-offset-1v8 = <0x7a>; + pad-autocal-pull-up-offset-3v3-timeout = <0x07>; + pad-autocal-pull-down-offset-3v3-timeout = <0x06>; + pad-autocal-pull-up-offset-1v8-timeout = <0x07>; + pad-autocal-pull-down-offset-1v8-timeout = <0x07>; status = "disabled"; }; @@ -279,6 +295,10 @@ clock-names = "sdhci"; resets = <&bpmp TEGRA186_RESET_SDMMC4>; reset-names = "sdhci"; + pad-autocal-pull-up-offset-hs400 = <0x05>; + pad-autocal-pull-down-offset-hs400 = <0x05>; + pad-autocal-pull-up-offset-1v8-timeout = <0x0a>; + pad-autocal-pull-down-offset-1v8-timeout = <0x0a>; status = "disabled"; }; -- 2.7.4