Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp7048215imm; Tue, 24 Jul 2018 07:36:17 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfeCx0JGrLXeci2ltfCKZxZ0OLTqpU5H12kGSj7inpQmJODmatDGrUKtKuI18k26bGFS/Q1 X-Received: by 2002:a62:198e:: with SMTP id 136-v6mr17979440pfz.103.1532442977934; Tue, 24 Jul 2018 07:36:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532442977; cv=none; d=google.com; s=arc-20160816; b=yvqTxa44PlKX1YjMlTZAttjcSZM1LGSYBHq+IjJBzJ9OMo40mViwv3m68YiD3U0i2F SMnuW3zIw2Puyn1BbOG4uBfIiy7tMXAMu7mufJVlPQImSbjPzImO7lOij4tZ2U+zhK2X GXREHeu13xsisk4x7WicOSHtxzoNhMYQtXw0KTHQKsQHmAHAF4edCYwfqg1Y+KplP4x2 BuQuWc2zJEilL2ElUNn+7vcwXwhS2YyDKEKKoiNLB4tbQx9N6Wx8N1Z/NGxqIFbG3inG +kty6uGggbnCwnzTcblo+LWiOtbx6EVbWMpRq44O7pFtb25HQVC+wQ1KyJf39ktwog0P phuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=Vve5saH/h9T/3w/vh6evo3BFcut/Y4ijw3A12XX6SRc=; b=kW74DrSQwX7oQOO29pA7UD4ygA02Cfh8m1AmhhPy8lXzRn3Vy7yxk3Uzl3jLEp4LGT V5mKnsbM1bmstfK/Bh4pXeC4yW3X/4gUS6pD/vxaQ66P2x6MWC71e8VqiWuAauxocPJ7 CBUBkk64Zys6F1dMTTNaSvXtaBOfebcANKWSTWaJV2aDOhv4aoiUL16tjXbrMNQ9ofOJ LmKcFoqRCEUPAp69gD5gvhSYdPh9eovdiyNl56TKvo9h+1AYs2gh3YAQdi8iOpT7vjWj mLktaW/epKBOE8gyQC8mCjuDdR2stZIkHfTEFmFODKwV02peVAr/Ax5j3Z2O4to8iGG/ Dj8g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c5-v6si2754698plr.75.2018.07.24.07.36.03; Tue, 24 Jul 2018 07:36:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388557AbeGXPlV (ORCPT + 99 others); Tue, 24 Jul 2018 11:41:21 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:16539 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388373AbeGXPlU (ORCPT ); Tue, 24 Jul 2018 11:41:20 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Tue, 24 Jul 2018 07:34:24 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 24 Jul 2018 07:34:33 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 24 Jul 2018 07:34:33 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 24 Jul 2018 14:34:33 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Tue, 24 Jul 2018 14:34:33 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 24 Jul 2018 07:34:33 -0700 From: Aapo Vienamo To: Ulf Hansson , Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Adrian Hunter , Mikko Perttunen CC: , , , , Aapo Vienamo Subject: [PATCH 03/10] mmc: tegra: Power on the calibration pad Date: Tue, 24 Jul 2018 17:34:19 +0300 Message-ID: <1532442865-6391-2-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532442865-6391-1-git-send-email-avienamo@nvidia.com> References: <1532442591-5640-1-git-send-email-avienamo@nvidia.com> <1532442865-6391-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Automatic pad drive strength calibration is performed on a separate pad identical to the ones used for driving the actual bus. Power on the calibration pad during the calibration procedure and power it off afterwards to save power. Signed-off-by: Aapo Vienamo --- drivers/mmc/host/sdhci-tegra.c | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index 6008e2f..61067b7 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -209,11 +209,30 @@ static void tegra_sdhci_reset(struct sdhci_host *host, u8 mask) tegra_host->ddr_signaling = false; } +static void tegra_sdhci_configure_cal_pad(struct sdhci_host *host, bool enable) +{ + u32 reg; + + /* + * Enable or disable the additional I/O pad used by the drive strength + * calibration process. + */ + reg = sdhci_readl(host, SDHCI_TEGRA_SDMEM_COMP_PADCTRL); + if (enable) + reg |= SDHCI_TEGRA_PAD_E_INPUT_OR_E_PWRD; + else + reg &= ~SDHCI_TEGRA_PAD_E_INPUT_OR_E_PWRD; + sdhci_writel(host, reg, SDHCI_TEGRA_SDMEM_COMP_PADCTRL); + udelay(1); +} + static void tegra_sdhci_pad_autocalib(struct sdhci_host *host) { unsigned timeout = 10; u32 reg; + tegra_sdhci_configure_cal_pad(host, true); + reg = sdhci_readl(host, SDHCI_TEGRA_AUTO_CAL_CONFIG); reg |= SDHCI_AUTO_CAL_ENABLE | SDHCI_AUTO_CAL_START; sdhci_writel(host, reg, SDHCI_TEGRA_AUTO_CAL_CONFIG); @@ -227,6 +246,8 @@ static void tegra_sdhci_pad_autocalib(struct sdhci_host *host) timeout--; } while (timeout); + tegra_sdhci_configure_cal_pad(host, false); + if (timeout == 0) dev_err(mmc_dev(host->mmc), "Pad autocal timed out\n"); } -- 2.7.4