Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp7078674imm; Tue, 24 Jul 2018 08:04:31 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfn0FpbEPaDBix8Q+4tNYmsGJfJwa/3WX6wDz/Vq0A1T6wc9OyTdx22C8c1cL6iEdfsoV6M X-Received: by 2002:a62:c699:: with SMTP id x25-v6mr18440068pfk.16.1532444671720; Tue, 24 Jul 2018 08:04:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532444671; cv=none; d=google.com; s=arc-20160816; b=dVKDO6u9krsaGnWiWczeYGbGd4Rudns7n286ugpEXtl0W4tl4tEs/wvN3xmPAFXTCf 1JfKmaMZcUplMki+6uOJTdFxxBZU+7wso2g2HEu+ZhVXu8nuotD5NXjSAidt8yjEZcp4 0IxwpZUPvuVoba8iAlI7vO/n5JPOwG1EGLOrif9MZbge3Tg/Tt/n+RA2kvRFNIUztLxs dbNBcYqlFA1L5/Y9+vvzL53Cm6pdBerGl+qWxh7Oo8TtFQLCRXIb3ah8JeN3tbPyKzr/ LDABUPj/eRfWOahe1TpZ04uxivimlErso3Y1eKfTzW1PVhxfIBAyDcNn444Uh+9li1u/ qFww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=SRdjA5c7yk93tqJlp0owiIuKIGB3Vtxyvpp+WkRdHOw=; b=KEmVeFGTFzr096C+LOMHS7HY4zHr8T3nTU3PGcyuoVeom+tduNF0U7D01T+mG6lZ3A yAoFJubUixyCfpKcArBGHK6HG0OVb8qZKl+FpHitj8568wS9pX9HY+7/Ir/95Gsscskr Y9JFGaxCsx8UtueTtMteqr3tIIksmaBL5AxqBxXec7SNq2t/r6W6Xo6ptG7pFm6LqJ2t QclTUS5taGtzaSFVu8t6fp8SzVFtKz0NDZSAWUwRIQqvo8x6ZTBD8cmH5cP0EKXIjGQL s5DRdl+z/z37OI3OI+7kBBjWrxfCnHpeWOmJ6zRc76INkYQBAEJXqB0+KypHlPeFmlAJ P2KQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h3-v6si10587491pld.114.2018.07.24.08.04.17; Tue, 24 Jul 2018 08:04:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388758AbeGXQJ4 (ORCPT + 99 others); Tue, 24 Jul 2018 12:09:56 -0400 Received: from mail-out.m-online.net ([212.18.0.9]:48407 "EHLO mail-out.m-online.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388717AbeGXQJ4 (ORCPT ); Tue, 24 Jul 2018 12:09:56 -0400 Received: from frontend01.mail.m-online.net (unknown [192.168.8.182]) by mail-out.m-online.net (Postfix) with ESMTP id 41ZhS15sX8z1qymC; Tue, 24 Jul 2018 17:02:56 +0200 (CEST) Received: from localhost (dynscan1.mnet-online.de [192.168.6.70]) by mail.m-online.net (Postfix) with ESMTP id 41ZhS0465Fz1tLPC; Tue, 24 Jul 2018 17:02:56 +0200 (CEST) X-Virus-Scanned: amavisd-new at mnet-online.de Received: from mail.mnet-online.de ([192.168.8.182]) by localhost (dynscan1.mail.m-online.net [192.168.6.70]) (amavisd-new, port 10024) with ESMTP id Ws36ZnJC-HSs; Tue, 24 Jul 2018 17:02:55 +0200 (CEST) X-Auth-Info: jSaA3PMZFbWs7WCRIQzxVX4UNzp6Nnl4dXpjPcZ+iWs= Received: from xpert.denx.de (unknown [62.91.23.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.mnet-online.de (Postfix) with ESMTPSA; Tue, 24 Jul 2018 17:02:54 +0200 (CEST) From: Parthiban Nallathambi To: tglx@linutronix.de, jason@lakedaemon.net, marc.zyngier@arm.com, robh+dt@kernel.org, mark.rutland@arm.com, afaerber@suse.de, catalin.marinas@arm.com, will.deacon@arm.com, manivannan.sadhasivam@linaro.org Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, sravanhome@gmail.com, thomas.liau@actions-semi.com, mp-cs@actions-semi.com, linux@cubietech.com, edgar.righi@lsitec.org.br, laisa.costa@lsitec.org.br, guilherme.simoes@lsitec.org.br, mkzuffo@lsi.usp.br, Parthiban Nallathambi Subject: [PATCH 1/3] dt-bindings: interrupt-controller: Actions external interrupt controller Date: Tue, 24 Jul 2018 17:02:17 +0200 Message-Id: <20180724150219.1807724-2-pn@denx.de> X-Mailer: git-send-email 2.14.4 In-Reply-To: <20180724150219.1807724-1-pn@denx.de> References: <20180724150219.1807724-1-pn@denx.de> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Actions Semi OWL family SoC's provides support for external interrupt controller to be connected and controlled using SIRQ pins. S500, S700 and S900 provides 3 SIRQ lines and works independently for 3 external interrupt controllers. Signed-off-by: Parthiban Nallathambi Signed-off-by: Saravanan Sekar --- .../interrupt-controller/actions,owl-sirq.txt | 34 ++++++++++++++++++++++ 1 file changed, 34 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt new file mode 100644 index 000000000000..c5f8a29573c8 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt @@ -0,0 +1,34 @@ +Actions Semi Owl SoCs SIRQ interrupt controller + +S500, S700 and S900 SoC's from Actions provides interface, in which external +interrupt controller can be connected. It has the following properties: + +- inputs three interrupt signal from external interrupt controller + +Required properties: + +- compatible: should be one of the following + "actions,s700-sirq" + "actions,s900-sirq" +- reg: physical base address of the controller and length of memory mapped. +- interrupt-controller: identifies the node as an interrupt controller +- #interrupt-cells: specifies the number of cells needed to encode an interrupt + source, should be 2. +- interrupts: specifies the interrupt line in the interrupt controller and + interrupt type (level or edge triggered) +- sampling-rate-24m: this means the external controller's interrupts can be + sampled at 24MHz. Sampling can be specified for each SIRQ lines, as an array + element. By default, all lines are sampled at 32KHz. + +Example: + +sirq: interrupt-controller@e01b0000 { + compatible = "actions,s700-sirq"; + reg = <0 0xe01b0000 0 0x1000>; + interrupts = , + , + ; + interrupt-controller; + #interrupt-cells = <2>; + sampling-rate-24m = <0 0 1>; +}; -- 2.14.4