Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp531225imm; Wed, 25 Jul 2018 01:21:29 -0700 (PDT) X-Google-Smtp-Source: AAOMgpcSBhp5xYSs04cJgKnTRQ1Uswww9D2vFOXueray0mIEqxeL83nN6F1jvzNyo1UDN8aqon3d X-Received: by 2002:a65:428b:: with SMTP id j11-v6mr19053525pgp.200.1532506888998; Wed, 25 Jul 2018 01:21:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532506888; cv=none; d=google.com; s=arc-20160816; b=YXf3kJmZft5xHPWbhFj8IVOi4XJzvFup1hnXTUgegcpWOgvLOn7GHE/z5OV/yA3kxd WG2RA6UfhTHOgTIrPUHuvAMXkfCXBLYqQ3vb0wtg8AY//i6Arr24VV8CBUl8sHZRpY8t 4ml/Ul2p9SR60fL+dlvHZArbtREVbFTPuPLyMJFHlqn4ilijMCa5CreeG4XCRbyViLGS rVSil/esQXVhCCsl4JK05fYuYxGsBpSKSMt2tdFliMDAbcAjsibg/aNrCQ1AUPvA22UB pPEXg9Zf6CTkPzK4zwDsgUsZUQC9AI9b+MoZBYCPF0RPiautrQeSQiPQ0sa3U6zM1/1O 5hIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=/BPgm1J+F9FrOpNHv8HNrryuqZwt+5k2+EwZ5JBbO18=; b=BdH2EHnsPQGiyloZ0zraYOe+JisUAAlYExL+TFE2TXxmBDDTOYyLJ9+md5K/HgZgCY H581bRZYQh+SKLcILhl6yfs+IvkGmUy0WdMlNjGkFyUDwWEToNlQXB2ECtpPqw7pPQNJ PQtOTPPpzYK/rk7A4MVGfByQOQJhCJRRaHupqJw2ygdeTxINQMOicv2gC7LBScfGO0/1 VpGJIANDg7GhYC1VPXx8wWjYweJCUxLzTxO4nT1UkZfw7guJrwVdlN9dtaEewQAgSEQS 3/4dm92afmNOB6DLWHEzVFahGNbpuPiARsAIgdQEbZCF1R1iO0637Bowdpz55ISbU9LA sYhw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u6-v6si13147324plr.437.2018.07.25.01.21.14; Wed, 25 Jul 2018 01:21:28 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728697AbeGYJav (ORCPT + 99 others); Wed, 25 Jul 2018 05:30:51 -0400 Received: from eddie.linux-mips.org ([148.251.95.138]:42070 "EHLO cvs.linux-mips.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728573AbeGYJav (ORCPT ); Wed, 25 Jul 2018 05:30:51 -0400 Received: (from localhost user: 'ladis' uid#1021 fake: STDIN (ladis@eddie.linux-mips.org)) by eddie.linux-mips.org id S23991808AbeGYIUOfhFyg (ORCPT + 2 others); Wed, 25 Jul 2018 10:20:14 +0200 Date: Wed, 25 Jul 2018 10:20:13 +0200 From: Ladislav Michl To: "H. Nikolaus Schaller" Cc: Marek Belisko , =?iso-8859-2?Q?Beno=EEt?= Cousson , Tony Lindgren , Rob Herring , Mark Rutland , linux-omap@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, letux-kernel@openphoenux.org Subject: Re: [PATCH 32/32] ARM: dts: omap3-gta04a5one: define GTA04A5 variant with OneNAND Message-ID: <20180725082013.GD7467@lenoch> References: <51523efb93cd30a233d5c41918d5a08b2231647e.1532501910.git.hns@goldelico.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <51523efb93cd30a233d5c41918d5a08b2231647e.1532501910.git.hns@goldelico.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jul 25, 2018 at 08:59:04AM +0200, H. Nikolaus Schaller wrote: > GTA04A5 has been produced with MCP chips either with > 512MB RAM + 512MB NAND > 512MB RAM + 1024MB NAND > 1024MB RAM + 512MB OneNAND > > RAM setup is done by U-Boot (MLO/SPL) but OneNAND needs > a different setup of the GPMC. So we need to derive a > DTB variant that modifies the gpmc and nand setup. Just a suggestion... This way your user needs to know which variant is dealing with. It is similar situation as with IGEPv2 with cames with various setup either with NAND or OneNAND. Both NAND and OneNAND nodes are present in DTB and enabled by U-Boot approriately. So single U-Boot binary and DTB is enough to deal with all variants. ladis > Signed-off-by: H. Nikolaus Schaller > --- > arch/arm/boot/dts/omap3-gta04a5one.dts | 114 +++++++++++++++++++++++++++++++++ > 1 file changed, 114 insertions(+) > create mode 100644 arch/arm/boot/dts/omap3-gta04a5one.dts > > diff --git a/arch/arm/boot/dts/omap3-gta04a5one.dts b/arch/arm/boot/dts/omap3-gta04a5one.dts > new file mode 100644 > index 000000000000..9b7bbdc344b3 > --- /dev/null > +++ b/arch/arm/boot/dts/omap3-gta04a5one.dts > @@ -0,0 +1,114 @@ > +/* > + * Copyright (C) 2014-18 H. Nikolaus Schaller > + * > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License version 2 as > + * published by the Free Software Foundation. > + */ > + > +#include "omap3-gta04a5.dts" > + > +&omap3_pmx_core { > + model = "Goldelico GTA04A5/Letux 2804 with OneNAND"; > + > + gpmc_pins: pinmux_gpmc_pins { > + pinctrl-single,pins = < > + > + /* address lines */ > + OMAP3_CORE1_IOPAD(0x207a, PIN_OUTPUT | MUX_MODE0) /* gpmc_a1.gpmc_a1 */ > + OMAP3_CORE1_IOPAD(0x207c, PIN_OUTPUT | MUX_MODE0) /* gpmc_a2.gpmc_a2 */ > + OMAP3_CORE1_IOPAD(0x207e, PIN_OUTPUT | MUX_MODE0) /* gpmc_a3.gpmc_a3 */ > + > + /* data lines, gpmc_d0..d7 not muxable according to TRM */ > + OMAP3_CORE1_IOPAD(0x209e, PIN_INPUT | MUX_MODE0) /* gpmc_d8.gpmc_d8 */ > + OMAP3_CORE1_IOPAD(0x20a0, PIN_INPUT | MUX_MODE0) /* gpmc_d9.gpmc_d9 */ > + OMAP3_CORE1_IOPAD(0x20a2, PIN_INPUT | MUX_MODE0) /* gpmc_d10.gpmc_d10 */ > + OMAP3_CORE1_IOPAD(0x20a4, PIN_INPUT | MUX_MODE0) /* gpmc_d11.gpmc_d11 */ > + OMAP3_CORE1_IOPAD(0x20a6, PIN_INPUT | MUX_MODE0) /* gpmc_d12.gpmc_d12 */ > + OMAP3_CORE1_IOPAD(0x20a8, PIN_INPUT | MUX_MODE0) /* gpmc_d13.gpmc_d13 */ > + OMAP3_CORE1_IOPAD(0x20aa, PIN_INPUT | MUX_MODE0) /* gpmc_d14.gpmc_d14 */ > + OMAP3_CORE1_IOPAD(0x20ac, PIN_INPUT | MUX_MODE0) /* gpmc_d15.gpmc_d15 */ > + > + /* > + * gpmc_ncs0, gpmc_nadv_ale, gpmc_noe, gpmc_nwe, gpmc_wait0 not muxable > + * according to TRM. OneNAND seems to require PIN_INPUT on clock. > + */ > + OMAP3_CORE1_IOPAD(0x20b0, PIN_OUTPUT | MUX_MODE0) /* gpmc_ncs1.gpmc_ncs1 */ > + OMAP3_CORE1_IOPAD(0x20be, PIN_INPUT | MUX_MODE0) /* gpmc_clk.gpmc_clk */ > + >; > + }; > +}; > + > +&gpmc { > + /* switch inherited setup to OneNAND */ > + > + ranges = <0 0 0x04000000 0x1000000>; /* CS0: 16MB for OneNAND */ > + pinctrl-names = "default"; > + pinctrl-0 = <&gpmc_pins>; > + > + /delete-node/ nand@0,0; > + > + onenand@0,0 { > + > + #address-cells = <1>; > + #size-cells = <1>; > + compatible = "ti,omap2-onenand"; > + reg = <0 0 0x20000>; /* CS0, offset 0, IO size 128K */ > + > + gpmc,sync-read; > + gpmc,sync-write; > + gpmc,burst-length = <16>; > + gpmc,burst-read; > + gpmc,burst-wrap; > + gpmc,burst-write; > + gpmc,device-width = <2>; > + gpmc,mux-add-data = <2>; > + gpmc,cs-on-ns = <0>; > + gpmc,cs-rd-off-ns = <87>; > + gpmc,cs-wr-off-ns = <87>; > + gpmc,adv-on-ns = <0>; > + gpmc,adv-rd-off-ns = <10>; > + gpmc,adv-wr-off-ns = <10>; > + gpmc,oe-on-ns = <15>; > + gpmc,oe-off-ns = <87>; > + gpmc,we-on-ns = <0>; > + gpmc,we-off-ns = <87>; > + gpmc,rd-cycle-ns = <112>; > + gpmc,wr-cycle-ns = <112>; > + gpmc,access-ns = <81>; > + gpmc,page-burst-access-ns = <15>; > + gpmc,bus-turnaround-ns = <0>; > + gpmc,cycle2cycle-delay-ns = <0>; > + gpmc,wait-monitoring-ns = <0>; > + gpmc,clk-activation-ns = <5>; > + gpmc,wr-data-mux-bus-ns = <30>; > + gpmc,wr-access-ns = <81>; > + gpmc,sync-clk-ps = <15000>; > + > + x-loader@0 { > + label = "X-Loader"; > + reg = <0 0x80000>; > + }; > + > + bootloaders@80000 { > + label = "U-Boot"; > + reg = <0x80000 0x1c0000>; > + }; > + > + bootloaders_env@240000 { > + label = "U-Boot Env"; > + reg = <0x240000 0x40000>; > + }; > + > + kernel@280000 { > + label = "Kernel"; > + reg = <0x280000 0x600000>; > + }; > + > + filesystem@880000 { > + label = "File System"; > + reg = <0x880000 0>; /* 0 = MTDPART_SIZ_FULL */ > + }; > + > + }; > +}; > -- > 2.12.2 > > -- > To unsubscribe from this list: send the line "unsubscribe linux-omap" in > the body of a message to majordomo@vger.kernel.org > More majordomo info at http://vger.kernel.org/majordomo-info.html