Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
MIME-Version: 1.0
References: <20180619083647.10116-1-cang@codeaurora.org> <20180619083647.10116-2-cang@codeaurora.org>
 <CAFp+6iHxu2GYAn8ftDuHfE1Hj=aQvd6Rum9zjEe-G1WHsAkZuw@mail.gmail.com>
In-Reply-To: <CAFp+6iHxu2GYAn8ftDuHfE1Hj=aQvd6Rum9zjEe-G1WHsAkZuw@mail.gmail.com>
From:   Evan Green <evgreen@chromium.org>
Date:   Wed, 25 Jul 2018 13:26:18 -0700
Message-ID: <CAE=gft5m_upt4hhPf3ZbCm99usoaW_OXibxM2XzFEgvwLmjnKQ@mail.gmail.com>
Subject: Re: [PATCH v7 1/4] phy: Update PHY power control sequence
To:     vivek.gautam@codeaurora.org
Cc:     cang@codeaurora.org, subhashj@codeaurora.org,
        asutoshd@codeaurora.org, Manu Gautam <mgautam@codeaurora.org>,
        kishon@ti.com, robh+dt@kernel.org, mark.rutland@arm.com,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        linux-arm-msm@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

On Mon, Jul 2, 2018 at 10:00 AM Vivek Gautam
<vivek.gautam@codeaurora.org> wrote:
>
> On Tue, Jun 19, 2018 at 2:06 PM, Can Guo <cang@codeaurora.org> wrote:
> > All PHYs should be powered on before register configuration starts. And
> > only PCIe PHYs need an extra power control before deasserts reset state.
> >
> > Signed-off-by: Can Guo <cang@codeaurora.org>
> > ---
> >  drivers/phy/qualcomm/phy-qcom-qmp.c | 19 ++++++++++++-------
> >  1 file changed, 12 insertions(+), 7 deletions(-)
> >

Reviewed-by: Evan Green <evgreen@chromium.org>