Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp268490imm; Thu, 26 Jul 2018 03:17:28 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdxOJ3+mz9A1SpsCdrGvhDup624FQul1Bu0qESt0+ETYTngZbqoYmSNcGWgS+V44pT5I1az X-Received: by 2002:a17:902:7586:: with SMTP id j6-v6mr1354546pll.295.1532600248680; Thu, 26 Jul 2018 03:17:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532600248; cv=none; d=google.com; s=arc-20160816; b=OljuFdbyGY5xv3pf3yahkZzMfzWcwgU9Kr2Oe6ymr2GtcNBx3jv+XtzfdGnpE86YNe L/9cC43FtlKcKcCyNk4kwd+3HGuE3YrPxhJylkholGDQ8KDx93TQfgKWykit8eoVQv6P rmEqbDox1SYtNpAjje9jmydX8c1BQDx/oGyPRZJjp/vysydRDSvEU+CWh1bhnAwFSW1V l9OB4/qtzuIsJfVqHsqQLV/HRwhs/mtbwkSvGg6PSZoq5yIoZl9ihbdNr+nMwuw4h3nL R+ijQ0++5qXB740MPQUoAwGAd35IJF2FcQTozNjD3PVLs4iZ7SANqqmB4I8b3VQ3xnRw nTjw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=5ENZofE7rLYWcxjfiJCIPIpNi/ojvJ4EzE7VCTDWknw=; b=b5ivwrva/4FtaEwq/+dD+GsORvRIEuTnmySyCaU3mwGKYNrSm8cc6I1wV9beD5cQXc DeWWKW8PgcdWkYx6HYivUMKkH7aHmg6ISYUYBjc01SYkXwvDYszOGaujq0C8M4vzxDuI jTl5/9ezO408ev5kECwiFQNzCo8sUCNlLrsUeJanWzTRoKR1x0HQsXCRoHnHC+sqUC5P CwZTyYCGHgv/nendwgEa/khQ7zHonxX3ihwN68CtroUPVMo0kwU3Ss0yif7tQ+B5A9PO UoLEiLONGJ/tH25fwNx8aJF2sB4Ha3KmiuKQCykXtf8NPDeqRt5apgOHVRTa0MKfGQo4 HANA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iaTVQzRP; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s15-v6si851913pgm.56.2018.07.26.03.17.13; Thu, 26 Jul 2018 03:17:28 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iaTVQzRP; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729348AbeGZLc1 (ORCPT + 99 others); Thu, 26 Jul 2018 07:32:27 -0400 Received: from mail-wr1-f68.google.com ([209.85.221.68]:42450 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729254AbeGZLc0 (ORCPT ); Thu, 26 Jul 2018 07:32:26 -0400 Received: by mail-wr1-f68.google.com with SMTP id e7-v6so1136163wrs.9 for ; Thu, 26 Jul 2018 03:16:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=5ENZofE7rLYWcxjfiJCIPIpNi/ojvJ4EzE7VCTDWknw=; b=iaTVQzRPR68G71onRxYzKrl0jnyqMsbEuojHp/v7P/n9rLmoTXeDvN95OFxc/fAb5m ov5Ujg/k+XQWt280017CcjZ2G3pzurhprf02oLUVKYOBeEUhaRLRGCcV4nUs47s96jJE NzlWaDvn88zCjBInlNTB5UYjSARXxcozwUhmI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=5ENZofE7rLYWcxjfiJCIPIpNi/ojvJ4EzE7VCTDWknw=; b=RT0NC29rPDIHGlagH8CFeg1AF6+G6o5hkpMSJKgcwncDT3pDb7H4qZWp3clKiSMKqP Dx5jyZ7qNoe6njuonvd0A5EfVjKtntr5GQuuEwDr2VVs+TTcsTAryfVmjHOQBIhPjpQp njZ+s1erkNsvxvMAxThy0JD1E2BzxKo169O1a7BYp/amkNS+kkXZLTMEk9YJxaC/TAo/ +NNwdybdN50Lan9IJICdKMSo7b76/IduxFz0E50IYOpE6e1Jnwq4UKB0zV+igqVBCzuc wfW6JBTaptEuFIP5/YjzztSPQLu4iqZXh4i95jgUBp4muHQmVUa91mEXkxWIlkTSQYpA yYiw== X-Gm-Message-State: AOUpUlESYGqhzwqONKedXvWoAMMD1za4VF1qS6bOGBNCpDj9VzbYcsqN 3E5qpOtYIgzxmranO/ehvJa7ZQ== X-Received: by 2002:adf:9226:: with SMTP id 35-v6mr1021208wrj.44.1532600175977; Thu, 26 Jul 2018 03:16:15 -0700 (PDT) Received: from localhost.localdomain ([2a01:e35:879a:6cd0:35bd:fbdf:74b5:3f51]) by smtp.gmail.com with ESMTPSA id f6-v6sm957303wrp.30.2018.07.26.03.16.14 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 26 Jul 2018 03:16:15 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de, mingo@kernel.org Cc: linux-kernel@vger.kernel.org, stanley.chu@mediatek.com, baolin.wang@linaro.org, Sudeep.Holla@arm.com, Rob Herring , Mark Rutland , Matthias Brugger , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/Mediatek SoC support), linux-mediatek@lists.infradead.org (moderated list:ARM/Mediatek SoC support) Subject: [PATCH 2/7] clocksource/drivers/timer-mediatek: Add system timer bindings Date: Thu, 26 Jul 2018 12:15:25 +0200 Message-Id: <1532600131-28168-2-git-send-email-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532600131-28168-1-git-send-email-daniel.lezcano@linaro.org> References: <014f94f9-54d4-1ee0-aa89-67ca5d221989@free.fr> <1532600131-28168-1-git-send-email-daniel.lezcano@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Stanley Chu This patch adds bindings of new "System Timer" on Mediatek SoCs. Remove RTC clock in the same time because it is not used by both "General Purpose Timer" and "System Timer" now. Signed-off-by: Stanley Chu Reviewed-by: Rob Herring Signed-off-by: Daniel Lezcano --- .../bindings/timer/mediatek,mtk-timer.txt | 34 +++++++++++++--------- 1 file changed, 20 insertions(+), 14 deletions(-) diff --git a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt index b1fe7e9..18d4d01 100644 --- a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt +++ b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt @@ -1,19 +1,25 @@ -Mediatek MT6577, MT6572 and MT6589 Timers ---------------------------------------- +Mediatek Timers +--------------- + +Mediatek SoCs have two different timers on different platforms, +- GPT (General Purpose Timer) +- SYST (System Timer) + +The proper timer will be selected automatically by driver. Required properties: - compatible should contain: - * "mediatek,mt2701-timer" for MT2701 compatible timers - * "mediatek,mt6580-timer" for MT6580 compatible timers - * "mediatek,mt6589-timer" for MT6589 compatible timers - * "mediatek,mt7623-timer" for MT7623 compatible timers - * "mediatek,mt8127-timer" for MT8127 compatible timers - * "mediatek,mt8135-timer" for MT8135 compatible timers - * "mediatek,mt8173-timer" for MT8173 compatible timers - * "mediatek,mt6577-timer" for MT6577 and all above compatible timers -- reg: Should contain location and length for timers register. -- clocks: Clocks driving the timer hardware. This list should include two - clocks. The order is system clock and as second clock the RTC clock. + * "mediatek,mt2701-timer" for MT2701 compatible timers (GPT) + * "mediatek,mt6580-timer" for MT6580 compatible timers (GPT) + * "mediatek,mt6589-timer" for MT6589 compatible timers (GPT) + * "mediatek,mt7623-timer" for MT7623 compatible timers (GPT) + * "mediatek,mt8127-timer" for MT8127 compatible timers (GPT) + * "mediatek,mt8135-timer" for MT8135 compatible timers (GPT) + * "mediatek,mt8173-timer" for MT8173 compatible timers (GPT) + * "mediatek,mt6577-timer" for MT6577 and all above compatible timers (GPT) + * "mediatek,mt6765-timer" for MT6765 compatible timers (SYST) +- reg: Should contain location and length for timer register. +- clocks: Should contain system clock. Examples: @@ -21,5 +27,5 @@ Examples: compatible = "mediatek,mt6577-timer"; reg = <0x10008000 0x80>; interrupts = ; - clocks = <&system_clk>, <&rtc_clk>; + clocks = <&system_clk>; }; -- 2.7.4