Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp377964imm;
        Thu, 26 Jul 2018 05:20:48 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpduhK3JuJ1DC4C1zpT8ctzJ5Qk/nYUcMcKrbDVWTw3sDGsVyfgmV/JAokAhBEDMu4IO03iE
X-Received: by 2002:a62:225d:: with SMTP id i90-v6mr1886264pfi.246.1532607648717;
        Thu, 26 Jul 2018 05:20:48 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1532607648; cv=none;
        d=google.com; s=arc-20160816;
        b=RlqRxRTa44nQ1Nm/KBMKExbVxZkD/TpelvxH4xpVUcgBIlwHgvSB+K8fYJTGd3ZKj6
         66AWlye+r+JVUYdu4M3niwon+mfncD2I1Y2ZAbJHZHOFE+yj1CGorf+J8mtZBjB6KIEY
         hmYqHowvIygQF8cQOOCoUfK73F4Bs6jT450B20oj2m1Gk38w2ck7uf6DmBIO8bC8FAeh
         fSmSDUYgnnkNEf2X+/OeanUyUoDYIBciv4qg/b/xPAxf1m3Tru2N9tBdyukn7TS86qm9
         rJS1030vv0lX6KOZCHkdK5462YxVmldXo3CEsxQG9II9yCeMl8G5+zeuLk87zyCrbvLP
         Sc+g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=ImefskzPjz0reP851PTENVOxT3yYB2xTYiZ+BmognKc=;
        b=x3vHZyKkWYZoemsOh9wNjIXiVTdGRETV8/thQp4vqJHhkmX+ZtuFNNvftTKvfyvjof
         KlGiR7yyXCUdf7gq/O2UcIby64UZRzD67CjQQHACyyQqe6IPMrLZvB52T5dQeuDNViNr
         4Zf43W4lfPBloivMamtIEcLW58ABmwrA04IGqeByJn1IQfCRkHi3M8zlGLkEdTan6Wp0
         FwR90P2NQbLFkLqWb9L3A6M4Muo0hJOiOK6XV1RpAr1fl2gyOjd8Qxc6/pg+WaRBgBLr
         qkhh3mxModuYQmHPHaTembo2dG0tXm086I3w7k+0p/3E51JVS+hxgI1jsoNlftP8mZsW
         mvYA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id n6-v6si1117632pla.398.2018.07.26.05.20.34;
        Thu, 26 Jul 2018 05:20:48 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730173AbeGZNgG (ORCPT <rfc822;ttoukan.linux@gmail.com>
        + 99 others); Thu, 26 Jul 2018 09:36:06 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:16652 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1729479AbeGZNgG (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 26 Jul 2018 09:36:06 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b59bc550000>; Thu, 26 Jul 2018 05:19:33 -0700
Received: from HQMAIL107.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Thu, 26 Jul 2018 05:19:27 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Thu, 26 Jul 2018 05:19:27 -0700
Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul
 2018 12:19:31 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Thu, 26 Jul 2018 12:19:31 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b59bc500003>; Thu, 26 Jul 2018 05:19:31 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>
CC:     <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH v2 01/10] dt-bindings: mmc: tegra: Add pad voltage control properties
Date:   Thu, 26 Jul 2018 15:19:11 +0300
Message-ID: <1532607560-11253-2-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1532607560-11253-1-git-send-email-avienamo@nvidia.com>
References: <1532607560-11253-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Document the pinctrl bindings used by the SDHCI driver to reconfigure
pad voltages on controllers supporting multiple voltage levels.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
---
 .../bindings/mmc/nvidia,tegra20-sdhci.txt          | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
index 9bce578..90c214d 100644
--- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
+++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
@@ -38,3 +38,25 @@ sdhci@c8000200 {
 	power-gpios = <&gpio 155 0>; /* gpio PT3 */
 	bus-width = <8>;
 };
+
+Optional properties for Tegra210 and Tegra186:
+- pinctrl-names, pinctrl-0, pinctrl-1 : Specify pad voltage
+  configurations. Valid pinctrl-names are "sdmmc-3v3" and "sdmmc-1v8"
+  for controllers supporting multiple voltage levels. The order of names
+  should correspond to the pin configuration states in pinctrl-0 and
+  pinctrl-1.
+
+Example:
+sdhci@700b0000 {
+	compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci";
+	reg = <0x0 0x700b0000 0x0 0x200>;
+	interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+	clocks = <&tegra_car TEGRA210_CLK_SDMMC1>;
+	clock-names = "sdhci";
+	resets = <&tegra_car 14>;
+	reset-names = "sdhci";
+	pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
+	pinctrl-0 = <&sdmmc1_3v3>;
+	pinctrl-1 = <&sdmmc1_1v8>;
+	status = "disabled";
+};
-- 
2.7.4