Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp378617imm;
        Thu, 26 Jul 2018 05:21:31 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpfb2XwSy2OTr38dKgKeUTxn8TBVe/cSltEl9lvEM6e5zth0b2P6GtUJkmo0r3uKTv3Zq7pM
X-Received: by 2002:a63:aa44:: with SMTP id x4-v6mr1785521pgo.120.1532607691301;
        Thu, 26 Jul 2018 05:21:31 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1532607691; cv=none;
        d=google.com; s=arc-20160816;
        b=upAfRn4Hi5dWVVsVvUxRCKo+8jM6lIIy8YwBCG1gZpxyRIasN9jNYmqYKq9DwOpsP2
         uf9Lfqe1s2jNfoLzMNThCFN6UxI5SSxlYULP8EC8OLlxltmrfa1JHLzKn9sUxMm/LKGb
         2Fk8opQzeLJdbOOhsSE2+hUJ4+KvVkQ2nmbTf6830vJO/FD7g/DLEmuLwH7ildatP8SQ
         Z5gL5J7viw5dlTCAdCuNPo5soQZVNF6NV9u27B4NnWQsMdZj750AGNYGNsWQN8z2WahQ
         InhFU2zpNvPymS/826yM2PaqLmyWjeoofpmMaYSLC6dvyACk1r0gL2esS/Pr2KlGOSB6
         YoJA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=Ijz8aMVKA6EvrDTwyMGC0YDjrMTFVUpPZz5B4s1Zvr8=;
        b=cCMTp4Niq8qiKOem6fXJTldO8PAXC5va8s1zbBCop4PEYsrX0ECst+SkBsJ/kI5tqU
         x6cvY7W5pl+OiabeKEqrj1r9ClVqXf3heTiIjaklRzUFKpqjklGQeswDhw0OCpqfIRCz
         ZeV24UzUEVbn7TIqHc6XOawybTQm/YB8PkP8gknLUT5PEPxkBY3YmEKPvYL8DaC/+7t1
         xaAO6yTDOVUXe1d2R+v3tYV8ZMJ4LOjAAevb5zJ6/mBeilqI32gQk7VhyzPDTaVNmepb
         1neGj5hLSr6vPopGdTLR2NGSVYpsIICLLmxq5owIL+BBsgpky+Ub03J2E8qBOkWugMoy
         L3OA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id i62-v6si1187048pge.93.2018.07.26.05.21.16;
        Thu, 26 Jul 2018 05:21:31 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730393AbeGZNgQ (ORCPT <rfc822;ttoukan.linux@gmail.com>
        + 99 others); Thu, 26 Jul 2018 09:36:16 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:16097 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1730275AbeGZNgP (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 26 Jul 2018 09:36:15 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b59bc530000>; Thu, 26 Jul 2018 05:19:31 -0700
Received: from HQMAIL101.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Thu, 26 Jul 2018 05:19:40 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Thu, 26 Jul 2018 05:19:40 -0700
Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul
 2018 12:19:39 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL108.nvidia.com
 (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Thu, 26 Jul 2018 12:19:39 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b59bc590000>; Thu, 26 Jul 2018 05:19:39 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>
CC:     <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH v2 04/10] arm64: dts: Add Tegra210 sdmmc pinctrl voltage states
Date:   Thu, 26 Jul 2018 15:19:14 +0300
Message-ID: <1532607560-11253-5-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1532607560-11253-1-git-send-email-avienamo@nvidia.com>
References: <1532607560-11253-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add pad voltage configuration nodes for sdmmc pads with configurable
voltages on Tegra210.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 27 +++++++++++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index 3be920e..bc1918e 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -3,6 +3,7 @@
 #include <dt-bindings/gpio/tegra-gpio.h>
 #include <dt-bindings/memory/tegra210-mc.h>
 #include <dt-bindings/pinctrl/pinctrl-tegra.h>
+#include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/thermal/tegra124-soctherm.h>
 
@@ -776,6 +777,26 @@
 				#power-domain-cells = <0>;
 			};
 		};
+
+		sdmmc1_3v3: sdmmc1-3v3 {
+			pins = "sdmmc1";
+			power-source = <TEGRA_IO_PAD_VOLTAGE_3V3>;
+		};
+
+		sdmmc1_1v8: sdmmc1-1v8 {
+			pins = "sdmmc1";
+			power-source = <TEGRA_IO_PAD_VOLTAGE_1V8>;
+		};
+
+		sdmmc3_3v3: sdmmc3-3v3 {
+			pins = "sdmmc3";
+			power-source = <TEGRA_IO_PAD_VOLTAGE_3V3>;
+		};
+
+		sdmmc3_1v8: sdmmc3-1v8 {
+			pins = "sdmmc3";
+			power-source = <TEGRA_IO_PAD_VOLTAGE_1V8>;
+		};
 	};
 
 	fuse@7000f800 {
@@ -1027,6 +1048,9 @@
 		clock-names = "sdhci";
 		resets = <&tegra_car 14>;
 		reset-names = "sdhci";
+		pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
+		pinctrl-0 = <&sdmmc1_3v3>;
+		pinctrl-1 = <&sdmmc1_1v8>;
 		status = "disabled";
 	};
 
@@ -1049,6 +1073,9 @@
 		clock-names = "sdhci";
 		resets = <&tegra_car 69>;
 		reset-names = "sdhci";
+		pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
+		pinctrl-0 = <&sdmmc3_3v3>;
+		pinctrl-1 = <&sdmmc3_1v8>;
 		status = "disabled";
 	};
 
-- 
2.7.4