Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp384648imm; Thu, 26 Jul 2018 05:28:24 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdjBRq063R63yn28NLyccxodunKhXXd2d7B+DBUKtRvdSXWIfW3rcVlLrBv7Qg5+XMU2HOw X-Received: by 2002:a17:902:2702:: with SMTP id c2-v6mr1827131plb.248.1532608104839; Thu, 26 Jul 2018 05:28:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532608104; cv=none; d=google.com; s=arc-20160816; b=kKhzJb7t4HPCggvhvloZxnDOaUVE33VY+Mdxni5pf0Xfa7v2F8zOMEsFJjberB6xyE SQpj4UHznSWD5uVR6hq4vsPgod/yws2SkYBxUAR1MMS4/8PnCk2dtBYjhri7CwaxEsy0 BE2mP/yMKatnsbW7MYJwlS+nIxgbpG35nwzjQBgcnWAWLzqHzeV75DLMgqVvUoFGO15u zaLS/HlXfOzv8JbWu8oK+7XlhiTYmJE7wgLg7IgEN9CfX2jXEQi9m5F33ynv95t0V8TA y8sV9xltmUXu0ISvZFgYq7ccj2cwkccCwzTRMnux+blmwc4QjBua39/ZQQkZoKllNeEu 8CPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=NLPGCPk99/SnX/f+nLQPDjMAlmmAwUQDONyUHr5kUWI=; b=G5uCyrBgMKh/RvgXU0rvh1HbbdkCukCkkn+vsNrreRAqVwB21zcK+LROE9TP6wDXMX mOQXfoTGAChg+t4avNIK0ioNKGsDAKnUta0Ro7/G+biIpahQ8ZIOkivw5iiOuHLx9NPA 0vamOz4lw76gpYrRVxEZlRoQUtLAfweTPoZQJfPcXVABgNQunNsiYZ6iciqDYxsWBMdr Wgrfla7ZuTr8H2VVygtzbIJemx5WAeU1Cb8iAIIKIVXt5cgxoqbKRXaF1a3V5EFLpCdy iGIqffWbJHYw508X4icDMJ7axYGEiA9ch54KMn0E2+SN1/Y8prsgWyamIEW+qxASVi+k RyvQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q9-v6si1100295pll.370.2018.07.26.05.28.10; Thu, 26 Jul 2018 05:28:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731522AbeGZNnw (ORCPT + 99 others); Thu, 26 Jul 2018 09:43:52 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:16988 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730175AbeGZNnv (ORCPT ); Thu, 26 Jul 2018 09:43:51 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Thu, 26 Jul 2018 05:27:15 -0700 Received: from HQMAIL105.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 26 Jul 2018 05:27:14 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 26 Jul 2018 05:27:14 -0700 Received: from HQMAIL112.nvidia.com (172.18.146.18) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul 2018 12:27:14 +0000 Received: from HQMAIL106.nvidia.com (172.18.146.12) by HQMAIL112.nvidia.com (172.18.146.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul 2018 12:27:13 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL106.nvidia.com (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Thu, 26 Jul 2018 12:27:13 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 26 Jul 2018 05:27:13 -0700 From: Aapo Vienamo To: Ulf Hansson , Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , "Adrian Hunter" , Mikko Perttunen CC: , , , , Aapo Vienamo Subject: [PATCH v2 04/10] mmc: tegra: Disable card clock during pad calibration Date: Thu, 26 Jul 2018 15:26:50 +0300 Message-ID: <1532608016-14319-5-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532608016-14319-1-git-send-email-avienamo@nvidia.com> References: <1532608016-14319-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Disable the card clock during automatic pad drive strength calibration and re-enable it afterwards. Signed-off-by: Aapo Vienamo --- drivers/mmc/host/sdhci-tegra.c | 26 ++++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index 363490e..79ecdd0 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -259,11 +259,35 @@ static void tegra_sdhci_configure_cal_pad(struct sdhci_host *host, bool enable) udelay(1); } +static bool tegra_sdhci_configure_card_clk(struct sdhci_host *host, bool enable) +{ + bool orig_enabled; + u32 reg; + + reg = sdhci_readw(host, SDHCI_CLOCK_CONTROL); + orig_enabled = !!(reg & SDHCI_CLOCK_CARD_EN); + + if (orig_enabled == enable) + return orig_enabled; + + if (enable) + reg |= SDHCI_CLOCK_CARD_EN; + else + reg &= ~SDHCI_CLOCK_CARD_EN; + + sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); + + return orig_enabled; +} + static void tegra_sdhci_pad_autocalib(struct sdhci_host *host) { + bool card_clk_enabled; u32 reg; int ret; + card_clk_enabled = tegra_sdhci_configure_card_clk(host, false); + tegra_sdhci_configure_cal_pad(host, true); reg = sdhci_readl(host, SDHCI_TEGRA_AUTO_CAL_CONFIG); @@ -277,6 +301,8 @@ static void tegra_sdhci_pad_autocalib(struct sdhci_host *host) tegra_sdhci_configure_cal_pad(host, false); + tegra_sdhci_configure_card_clk(host, card_clk_enabled); + if (ret) dev_err(mmc_dev(host->mmc), "Pad autocal timed out\n"); } -- 2.7.4