Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp384862imm; Thu, 26 Jul 2018 05:28:38 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdDzJm36/kDnUenwCASOcwyC9ZB2W0CJgdmrC+lEQI6prpzDEXFcZtsCNogacuDcfTIdlGy X-Received: by 2002:a63:b213:: with SMTP id x19-v6mr1727830pge.393.1532608118935; Thu, 26 Jul 2018 05:28:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532608118; cv=none; d=google.com; s=arc-20160816; b=EsmgUtdZhPY43vGkWoexhMXOr2EZSfL9vbkb3a4ffFqT3Kjt69SR8+MSFNUiFzMISN wfTAhpcUCOWgeyiu0qD/S9qH52iZbRXxnEWotcIRo7Ue3VscIfrEd5HCdTiXLggmJmCp phSqM0fAGL/fwsZaFSbAVPcnyhEHQq37W8LyhOH0B9G74LDlpT92Jthg609dDOtGRe5e H+mW8s991hOBjIHB/JbwXq4LBbj2N0BkRlSGEDidOVRiWb8kAGZDolAbSGPM4OfPbzsb Z/64hGT3qLBYe087e2e8hGNhWdZ3L9tqKOyRtxksmHk1WhJpgr/BbF6USYapwosLrQqs eBQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=Z53tsYQJRMnCpGMbc7jXjE1P6iamJnfTWxEFOhVexQw=; b=paNgxSi3mKwg+zjoJa1hp5qchYFmNLJutgnH95aqFRYUBJ0aEFIlq+De2oHlajQHuI S16OnGB2H0sdiRZemKUfXlUS+Dg3bgdF9nKw7P8f5BIjhxVKMun4jc6rE9MSkR+qdTwm sOpTNlYl6v0GPt8aZT2tfw51VTe22ix8dijdAAI5LQ6eh7unpBWxd1lEvA01BT9uHWQH 44WoJKWLCFyf+oeqPtqzPMMcWHS7HTsVxVJt4pMpQ5cYviLIGQqTiZIQuTSr7fH6Zyl6 pKaarFMxrNXmriCg1EQSk5EtgCEfsqS1HgUK8iwRU/p+cBh2aMPE74g7rDYi07M5lVQX rSsA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 33-v6si1138592plc.205.2018.07.26.05.28.24; Thu, 26 Jul 2018 05:28:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731632AbeGZNoD (ORCPT + 99 others); Thu, 26 Jul 2018 09:44:03 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:17007 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730412AbeGZNoC (ORCPT ); Thu, 26 Jul 2018 09:44:02 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Thu, 26 Jul 2018 05:27:26 -0700 Received: from HQMAIL104.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 26 Jul 2018 05:27:25 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 26 Jul 2018 05:27:25 -0700 Received: from HQMAIL112.nvidia.com (172.18.146.18) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul 2018 12:27:25 +0000 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL112.nvidia.com (172.18.146.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul 2018 12:27:24 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Thu, 26 Jul 2018 12:27:24 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 26 Jul 2018 05:27:24 -0700 From: Aapo Vienamo To: Ulf Hansson , Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , "Adrian Hunter" , Mikko Perttunen CC: , , , , Aapo Vienamo Subject: [PATCH v2 08/10] arm64: dts: tegra210: Add sdmmc pad auto calibration offsets Date: Thu, 26 Jul 2018 15:26:54 +0300 Message-ID: <1532608016-14319-9-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532608016-14319-1-git-send-email-avienamo@nvidia.com> References: <1532608016-14319-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the calibration offset properties used for automatic pad drive strength calibration. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index c449566..c16ab5f 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1051,6 +1051,10 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc1_3v3>; pinctrl-1 = <&sdmmc1_1v8>; + pad-autocal-pull-up-offset-3v3 = <0x00>; + pad-autocal-pull-down-offset-3v3 = <0x7d>; + pad-autocal-pull-up-offset-1v8 = <0x7b>; + pad-autocal-pull-down-offset-1v8 = <0x7b>; status = "disabled"; }; @@ -1062,6 +1066,8 @@ clock-names = "sdhci"; resets = <&tegra_car 9>; reset-names = "sdhci"; + pad-autocal-pull-up-offset-1v8 = <0x05>; + pad-autocal-pull-down-offset-1v8 = <0x05>; status = "disabled"; }; @@ -1076,6 +1082,10 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc3_3v3>; pinctrl-1 = <&sdmmc3_1v8>; + pad-autocal-pull-up-offset-3v3 = <0x00>; + pad-autocal-pull-down-offset-3v3 = <0x7d>; + pad-autocal-pull-up-offset-1v8 = <0x7b>; + pad-autocal-pull-down-offset-1v8 = <0x7b>; status = "disabled"; }; @@ -1088,6 +1098,8 @@ resets = <&tegra_car 15>; reset-names = "sdhci"; nvidia,only-1-8-v; + pad-autocal-pull-up-offset-1v8 = <0x05>; + pad-autocal-pull-down-offset-1v8 = <0x05>; status = "disabled"; }; -- 2.7.4