Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp386566imm; Thu, 26 Jul 2018 05:30:29 -0700 (PDT) X-Google-Smtp-Source: AAOMgpeES7T/rHjAkp7yJp0ixg37CzHMwqzl1yPasB1XRxBjarezHPhV99osnvuQGMA5Noc2/7xq X-Received: by 2002:a63:a745:: with SMTP id w5-v6mr1826614pgo.374.1532608228947; Thu, 26 Jul 2018 05:30:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532608228; cv=none; d=google.com; s=arc-20160816; b=p5JDShf4Pkui24s12d1YCNpQJu2JZK1NhYDoYNk0hcTvb9B988wIBVDw89SwySGAzz /AIcG4PICIkmSPH7IrAI5Tqu8KX+dILWMkLlrA9NEZwEI0WbLFWlOzJBnE57S1QqPGa/ SVWzryIEgBCKj7z9vXGNLQPCsxTq5caeomO97m0aJR4fc/F9LpBcdxTs4evG4xTUjMl6 xkX6RDao7hIse4O18BnW8Lj17bJ+V92Q1oTAcnI3DZPZBCuxpp8zOAHUehZPR3TmALd0 aqKX4oz1B3SxeSvVgujiSTM7Ajys1aJVlN6MLJdYrPkRlVwd/ln8AL8JFUeo1r/zW5KC 1S1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=1bLpU1OH2usG6ohwAj+llC9mg0R+Ggh9bqfqlyMbcTc=; b=qnNKf8hhdf0SkuAa2JxlAGRoi3KAmRbxIVce5pLgFTMr7u+ow8t8N+SLo1b8XLVg0Y DUPr6r8OwbttAG7Ax1HLyLb9t3q6tUxGeGDktM6hvEzljuGC/5EgQwNBX06ac1EdqLk7 FOvlTdA1EOM3l/Lsg4UNBcPBmEQeebCKuNvjLnJlm1p4gBUjtebbXwezrY52pIIVKyTK xGdZ2EBHJVIAm2bHtzzriNYNj8QQuXZUNbCrLtdDkhPm3lbRmlYvnHJpVH0oYe6I1aUe avUFBtvOAKMZPh5oGDgueCLKKToXjKZly16z01ak8if+kaMQQkhttdNBAX1wOuyAm+Cw Ho+Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n7-v6si1125156pgm.612.2018.07.26.05.30.14; Thu, 26 Jul 2018 05:30:28 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731604AbeGZNoB (ORCPT + 99 others); Thu, 26 Jul 2018 09:44:01 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:12230 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730692AbeGZNoA (ORCPT ); Thu, 26 Jul 2018 09:44:00 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Thu, 26 Jul 2018 05:27:12 -0700 Received: from HQMAIL107.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 26 Jul 2018 05:27:23 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 26 Jul 2018 05:27:23 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul 2018 12:27:22 +0000 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 26 Jul 2018 12:27:22 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Thu, 26 Jul 2018 12:27:22 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 26 Jul 2018 05:27:21 -0700 From: Aapo Vienamo To: Ulf Hansson , Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , "Adrian Hunter" , Mikko Perttunen CC: , , , , Aapo Vienamo Subject: [PATCH v2 07/10] arm64: dts: tegra186: Add sdmmc pad auto calibration offsets Date: Thu, 26 Jul 2018 15:26:53 +0300 Message-ID: <1532608016-14319-8-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532608016-14319-1-git-send-email-avienamo@nvidia.com> References: <1532608016-14319-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the calibration offset properties used for automatic pad drive strength calibration. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index fc14dd3..1c5535b 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -240,6 +240,12 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc1_3v3>; pinctrl-1 = <&sdmmc1_1v8>; + pad-autocal-pull-up-offset-3v3-timeout = <0x07>; + pad-autocal-pull-down-offset-3v3-timeout = <0x06>; + pad-autocal-pull-up-offset-1v8-timeout = <0x07>; + pad-autocal-pull-down-offset-1v8-timeout = <0x07>; + pad-autocal-pull-up-offset-sdr104 = <0x03>; + pad-autocal-pull-down-offset-sdr104 = <0x05>; status = "disabled"; }; @@ -254,6 +260,10 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc2_3v3>; pinctrl-1 = <&sdmmc2_1v8>; + pad-autocal-pull-up-offset-3v3-timeout = <0x07>; + pad-autocal-pull-down-offset-3v3-timeout = <0x06>; + pad-autocal-pull-up-offset-1v8-timeout = <0x07>; + pad-autocal-pull-down-offset-1v8-timeout = <0x07>; status = "disabled"; }; @@ -268,6 +278,12 @@ pinctrl-names = "sdmmc-3v3", "sdmmc-1v8"; pinctrl-0 = <&sdmmc3_3v3>; pinctrl-1 = <&sdmmc3_1v8>; + pad-autocal-pull-up-offset-1v8 = <0x00>; + pad-autocal-pull-down-offset-1v8 = <0x7a>; + pad-autocal-pull-up-offset-3v3-timeout = <0x07>; + pad-autocal-pull-down-offset-3v3-timeout = <0x06>; + pad-autocal-pull-up-offset-1v8-timeout = <0x07>; + pad-autocal-pull-down-offset-1v8-timeout = <0x07>; status = "disabled"; }; @@ -280,6 +296,10 @@ resets = <&bpmp TEGRA186_RESET_SDMMC4>; reset-names = "sdhci"; nvidia,only-1-8-v; + pad-autocal-pull-up-offset-hs400 = <0x05>; + pad-autocal-pull-down-offset-hs400 = <0x05>; + pad-autocal-pull-up-offset-1v8-timeout = <0x0a>; + pad-autocal-pull-down-offset-1v8-timeout = <0x0a>; status = "disabled"; }; -- 2.7.4