Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp645829imm; Thu, 26 Jul 2018 09:31:22 -0700 (PDT) X-Google-Smtp-Source: AAOMgpeC0ph6MtqnVv0Xq7tUoM1lhah16EbWKXjqJ4q9KR9tyxnvNsQ/R4gOBoPstB8q3UnMc/73 X-Received: by 2002:a63:a347:: with SMTP id v7-v6mr2556726pgn.182.1532622682674; Thu, 26 Jul 2018 09:31:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532622682; cv=none; d=google.com; s=arc-20160816; b=xV3KnWnXjkAVld+D+l381RqvOsQRmwyBLRU5fDteVCoAnnS77I372V4muQehz0dslF RHsD4+W4nOIzh6/mPOYkmR0SCf0Cv3XggGq49/U3gdyP5wJ/dkAVbXftcfthA31AB9D9 weXzC6/GULVjkHYpGZCFwjPi418vimXl6zG8IaBfyizTxznkjeQzqmR+E/cjy7bjccpV meruLA6zMkS2eKKc/BXN42Wy/NrdI+JWPZIvmBf4Ua91EcC/v7Oyh0zYHC4kPomL6nfl 0J7xqNuZR7Km0zFYdq8n5m2mqLozf3UID4t47xk+WtuJmUA1mIFZnYTLORYqyCUP7zu6 P2fA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=NqdeXQxK8PvrON0bGUTk3TSHrlol0w7RhKMAo8EzKUE=; b=u4mA5F6JC7ZEjWy+KDj0J0TeIklkJOhITYw6pxexjGlXqkYOnZIRRYELG3ziTU4woD dGo8ifKwnQ4/GX9aFBS5NySy2evXZtdRI+I4RnoANkqA+H01KdPSDyI8isdSC4dM0qOI t5AwDpbM+P2bhAUaO5fwGunAkfd9VeaNEmf8zXY/h5W11SsVVxEn/Nw07uN+mFzrhaBA 5dARPdAUOO/XWpkQG8wqibFIQI0imtrLhyU+eBcNhJcLkKgJ12wdHbrhWXOiBReEz+T3 +PCTl2G24dD3tumj2nZIqyukcfHDeYkHLjN0G2zmzvC2STVSuw5l/48im/L3cHIdPnY6 K1Ag== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 64-v6si1541356ply.476.2018.07.26.09.31.07; Thu, 26 Jul 2018 09:31:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732096AbeGZRnD (ORCPT + 99 others); Thu, 26 Jul 2018 13:43:03 -0400 Received: from mga03.intel.com ([134.134.136.65]:54848 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730250AbeGZRnC (ORCPT ); Thu, 26 Jul 2018 13:43:02 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 26 Jul 2018 09:25:28 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,405,1526367600"; d="scan'208";a="76192031" Received: from marshy.an.intel.com ([10.122.105.159]) by orsmga001.jf.intel.com with ESMTP; 26 Jul 2018 09:25:27 -0700 From: richard.gong@linux.intel.com To: gregkh@linuxfoundation.org, catalin.marinas@arm.com, will.deacon@arm.com, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, atull@kernel.org, mdf@kernel.org, arnd@arndb.de, corbet@lwn.net Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-fpga@vger.kernel.org, linux-doc@vger.kernel.org, yves.vandervennet@linux.intel.com, richard.gong@intel.com, joyce.ooi@intel.com Subject: [PATCHv8 1/9] dt-bindings, firmware: add Intel Stratix10 service layer binding Date: Thu, 26 Jul 2018 11:27:18 -0500 Message-Id: <1532622446-19663-2-git-send-email-richard.gong@linux.intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1532622446-19663-1-git-send-email-richard.gong@linux.intel.com> References: <1532622446-19663-1-git-send-email-richard.gong@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Richard Gong Add a device tree binding for the Intel Stratix10 service layer driver Signed-off-by: Richard Gong Signed-off-by: Alan Tull Reviewed-by: Rob Herring Acked-by: Moritz Fischer --- v2: change to put service layer driver node under the firmware node change compatible to "intel, stratix10-svc" v3: no change v4: add Rob's Reviewed-by v5: no change v6: add Moritz's Acked-by v7: no change v8: no change --- .../bindings/firmware/intel,stratix10-svc.txt | 57 ++++++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt diff --git a/Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt b/Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt new file mode 100644 index 0000000..1fa6606 --- /dev/null +++ b/Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt @@ -0,0 +1,57 @@ +Intel Service Layer Driver for Stratix10 SoC +============================================ +Intel Stratix10 SoC is composed of a 64 bit quad-core ARM Cortex A53 hard +processor system (HPS) and Secure Device Manager (SDM). When the FPGA is +configured from HPS, there needs to be a way for HPS to notify SDM the +location and size of the configuration data. Then SDM will get the +configuration data from that location and perform the FPGA configuration. + +To meet the whole system security needs and support virtual machine requesting +communication with SDM, only the secure world of software (EL3, Exception +Layer 3) can interface with SDM. All software entities running on other +exception layers must channel through the EL3 software whenever it needs +service from SDM. + +Intel Stratix10 service layer driver, running at privileged exception level +(EL1, Exception Layer 1), interfaces with the service providers and provides +the services for FPGA configuration, QSPI, Crypto and warm reset. Service layer +driver also manages secure monitor call (SMC) to communicate with secure monitor +code running in EL3. + +Required properties: +------------------- +The svc node has the following mandatory properties, must be located under +the firmware node. + +- compatible: "intel,stratix10-svc" +- method: smc or hvc + smc - Secure Monitor Call + hvc - Hypervisor Call +- memory-region: + phandle to the reserved memory node. See + Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt + for details + +Example: +------- + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + service_reserved: svcbuffer@0 { + compatible = "shared-dma-pool"; + reg = <0x0 0x0 0x0 0x1000000>; + alignment = <0x1000>; + no-map; + }; + }; + + firmware { + svc { + compatible = "intel,stratix10-svc"; + method = "smc"; + memory-region = <&service_reserved>; + }; + }; -- 2.7.4