Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp768145imm; Thu, 26 Jul 2018 11:38:14 -0700 (PDT) X-Google-Smtp-Source: AAOMgpd1OJQxe6zYrqvkUVEizkeWMJ9c381N4X0b4sYoBjPSRxBpjpswT2yPjhjYqLBBzGL8QPg5 X-Received: by 2002:a17:902:d692:: with SMTP id v18-v6mr3007306ply.59.1532630293975; Thu, 26 Jul 2018 11:38:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532630293; cv=none; d=google.com; s=arc-20160816; b=y6V9Hngbvp06f3oteeVsxh/MvFMZ4pCYJh8D0rVXpAgalVnDRQ2xNm2o/9uemaSf3f bSsOXhP90R813JGkcRIf6Ang1wry9wp9ov49eNRtVBCT5sbp6l/3Y3erWejXMfU6h26Z q7zMnSY+KEr0+EAp3+8Khr1nd4YJ4f1Pn3U8gQ9rUDufiBqZ29Hmmv+DoHSOYFaCp0Uy WkNNPRNKwJdoeI0c21JTjHI2AIuR2VwOyYjyPhdWnMWK4ApLDcPUh3WiicAXvLWppvj/ Sp5Y6cDqIKui4KJoatlDfREGQWzGQzRmolwb//xYfFdx/bW8Nl0TBQkxjAtS+mLJxTee NTYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=qhMmO3t4z8ApHkpA1UI4UHn9wqbdJDZKJChQ0iIzYhg=; b=U4LhUWL1J5Cm242unRdeRKxoTcobVr4BQu6FFHiLjOLPbVTiMQ7bdWfkuq7ajLHs78 MX+vbVYH3xau7cdwUEgBbNfT4DzNedJy/RvQHC1i1kGI8jfYGPj0lgVL4i0C1BkVS85c 12XjTiu6hii4GwsnO5B2ji0IF4P/KQrskbw/c4l7LYwAReJQyAsVngJXW4+/lqiD5HmA qHe2ie1xoVA+lJC9gL8zNB41id/RLP2BRrmYpW0RpTHTvMa2zrdI/Qp/Z2F1bnyEFW/C XNmnZ8JvTAueIe77swfs4s3K6PQK7h1Xise7SMSISk+3lIp6PxnujX6aKpZaQPM834wk 1z1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@broadcom.com header.s=google header.b=b+mTB1+I; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bd3-v6si1667927plb.171.2018.07.26.11.37.59; Thu, 26 Jul 2018 11:38:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@broadcom.com header.s=google header.b=b+mTB1+I; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730439AbeGZTyd (ORCPT + 99 others); Thu, 26 Jul 2018 15:54:33 -0400 Received: from mail-qt0-f194.google.com ([209.85.216.194]:33644 "EHLO mail-qt0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731513AbeGZTyc (ORCPT ); Thu, 26 Jul 2018 15:54:32 -0400 Received: by mail-qt0-f194.google.com with SMTP id c15-v6so2586935qtp.0 for ; Thu, 26 Jul 2018 11:36:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=qhMmO3t4z8ApHkpA1UI4UHn9wqbdJDZKJChQ0iIzYhg=; b=b+mTB1+Id4OXIMjtmmUo17TKsBC2RBtwe9HD+nkGGBoOdfLtMG6WsqPh3GW4+dq4Lu eBBr1HRVaR49WZYoeu9oKeTGwgZ3PPPVAfSKdmNjAGWMDjZOo0dTuUKi0KLeFO0pcE3H lEXjSZgDbiaNg19Ot6nrNhcIfrj1uL6ChOv6M= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=qhMmO3t4z8ApHkpA1UI4UHn9wqbdJDZKJChQ0iIzYhg=; b=UNijuUKqxKJAzxDGgbcRrlkCht27jJ28vwLTXWALvqjSPLH3XBbIcMFgeyah7MMM0Y v0a5JJ6tGYGJ07lhBpVqlw1zb3PMm+vyNTt7THL04Pbd4xG3X/H71Q+mOuLh5Dzh09QL IoHhWF2h+7s5lE6Y5t9mw9AGyMDi0xzKnC2/CYg89MDI6DYek1CSmjRmrYdw++0H2qMw bFGHq1cPDk107bV9amhNVzdHLGV/aBY6mHHuskk/b2DGwnfDHOPrL7wSClcHahjWsysg HOJJ1aiuGT/gnDxntMG3gntlEh1axveKtkSVeRuFSMHxplFyN2hsJlluRg+jgTlrHbQE wPHg== X-Gm-Message-State: AOUpUlFg+wx3Bo4B2wXBF446SCY/B0dNWuCvB7v2gz7UbLv8Nwh/HfZE 9iyegXm6qpVkHhRRa4iHOW87PQ== X-Received: by 2002:aed:2207:: with SMTP id n7-v6mr3046886qtc.302.1532630188715; Thu, 26 Jul 2018 11:36:28 -0700 (PDT) Received: from lbrmn-lnxub86.ric.broadcom.com ([192.19.228.250]) by smtp.gmail.com with ESMTPSA id a187-v6sm1383359qkd.47.2018.07.26.11.36.25 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 26 Jul 2018 11:36:28 -0700 (PDT) From: Arun Parameswaran To: "David S. Miller" , Florian Fainelli , Andrew Lunn , Rob Herring , Mark Rutland , Ray Jui , Scott Branden , Catalin Marinas , Will Deacon Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, bcm-kernel-feedback-list@broadcom.com, Arun Parameswaran Subject: [PATCH 2/7] net: phy: Fix the register offsets in Broadcom iProc mdio mux driver Date: Thu, 26 Jul 2018 11:36:19 -0700 Message-Id: <1532630184-29450-3-git-send-email-arun.parameswaran@broadcom.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1532630184-29450-1-git-send-email-arun.parameswaran@broadcom.com> References: <1532630184-29450-1-git-send-email-arun.parameswaran@broadcom.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Modify the register offsets in the Broadcom iProc mdio mux to start from the top of the register address space. Earlier the base address specified was from the middle of the block's register space. The base address will now point to the start of the mdio's address space. The offsets have been fixed to match this. Fixes: 98bc865a1ec8 ("net: mdio-mux: Add MDIO mux driver for iProc SoCs") Signed-off-by: Arun Parameswaran --- drivers/net/phy/mdio-mux-bcm-iproc.c | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/drivers/net/phy/mdio-mux-bcm-iproc.c b/drivers/net/phy/mdio-mux-bcm-iproc.c index 0831b71..dc65e95 100644 --- a/drivers/net/phy/mdio-mux-bcm-iproc.c +++ b/drivers/net/phy/mdio-mux-bcm-iproc.c @@ -22,7 +22,7 @@ #include #include -#define MDIO_PARAM_OFFSET 0x00 +#define MDIO_PARAM_OFFSET 0x23c #define MDIO_PARAM_MIIM_CYCLE 29 #define MDIO_PARAM_INTERNAL_SEL 25 #define MDIO_PARAM_BUS_ID 22 @@ -30,15 +30,15 @@ #define MDIO_PARAM_PHY_ID 16 #define MDIO_PARAM_PHY_DATA 0 -#define MDIO_READ_OFFSET 0x04 +#define MDIO_READ_OFFSET 0x240 #define MDIO_READ_DATA_MASK 0xffff -#define MDIO_ADDR_OFFSET 0x08 +#define MDIO_ADDR_OFFSET 0x244 -#define MDIO_CTRL_OFFSET 0x0C +#define MDIO_CTRL_OFFSET 0x248 #define MDIO_CTRL_WRITE_OP 0x1 #define MDIO_CTRL_READ_OP 0x2 -#define MDIO_STAT_OFFSET 0x10 +#define MDIO_STAT_OFFSET 0x24c #define MDIO_STAT_DONE 1 #define BUS_MAX_ADDR 32 -- 1.9.1