Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp478430imm; Fri, 27 Jul 2018 00:04:55 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdfWliHPB5fyShJiwkqD+hJQJExVsBgR7+I6yShpfJXVW14KH2aUYG46WC74durnLnisSMM X-Received: by 2002:a63:8f53:: with SMTP id r19-v6mr4843889pgn.17.1532675095774; Fri, 27 Jul 2018 00:04:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532675095; cv=none; d=google.com; s=arc-20160816; b=pnf6D3J3JhI8+HS0KZqWcLeNFf7dUVQg/OkUzbq7kf+4cPvTbHMsF03tE3ERWaLW/6 lrVMBSLNjHUvWPV9G6o/tlqNxwuZht/+7G3GZqkPoRSdiWebQDI/dXo1DM3h2D0t4HOJ dF6h04CBLiVUavs28Q2Q7FzwSueUg0RREhE8vhzfniueO30RBlFd8mj0EaiYOr65g0pD i2Wx894qLFF0HmirWAf6nsdNAd2sD0/xWW6oBXG6EXnjoD711AzBNoJJQoa0TgV5YZQF HMZocv8lgQ3UWkstc7uJhTfMXHmclqkpaGXLuPto4/AA6QGHrpjIPvae/zz9Pn/fIg00 BiQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=4pXS2Dz6Oz/v+ScHlU8ilV34u/7tzIZaMvRaaJIB9L0=; b=bU22/XQ/XitjoDfhZliC6/aWkhxHlJQoZjPyUORbuC4eDteQYKyXyX9OOwlVyMnwKI h+WT2CvUKKgfQMV2TQ+9Eqhmten5D2gBXh7kRV9nSA56bPUEltMn8M6qlAnrOXE8PDWz L3TwadOlSZEjCah+2/1p4XzZAPB9vjqZ43mnSyZgExxPNs5Wu4coyeV5O2cAYNTN0DEX ybKfJTg8caPPzsryd2WH8YiNkr1GC0EfVu+TdxV+NPSHlaofdSu3+weLeYi8/tn03hly FzeatrrK1sbFdpSsdqcMhYBFKlAVPIwMW1QIwvm5ef251KJUEp18w+JuLhJJpC2uLdUa 157Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=XuMTRfb9; dkim=pass header.i=@codeaurora.org header.s=default header.b=JueHXnNR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 15-v6si3485025pfj.329.2018.07.27.00.04.38; Fri, 27 Jul 2018 00:04:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=XuMTRfb9; dkim=pass header.i=@codeaurora.org header.s=default header.b=JueHXnNR; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729897AbeG0IXU (ORCPT + 99 others); Fri, 27 Jul 2018 04:23:20 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:60732 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729566AbeG0IXT (ORCPT ); Fri, 27 Jul 2018 04:23:19 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 812AD60BB0; Fri, 27 Jul 2018 07:02:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1532674969; bh=LGSYKYovtkDvHfYAuH5Yo3N6ZmnWYxNORxi5XM2379g=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=XuMTRfb97IyWgCHPxccwvWAxrb3aNojW53JCS6Zc3i0OppSA63s2VVMbCAWcz+thM VJaw+2b6N2eNXo5P+wpNovoQfeRtBiFIgpBvX6stWazORacElKGHmNA4pK0+X9MVWP afYqLJidASEI44mfHhssuTy9r1MFW0ThTBBqqQns= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from blr-ubuntu-41.ap.qualcomm.com (blr-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.18.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: vivek.gautam@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id C09766034F; Fri, 27 Jul 2018 07:02:42 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1532674968; bh=LGSYKYovtkDvHfYAuH5Yo3N6ZmnWYxNORxi5XM2379g=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=JueHXnNRcd9KoN6cIoUOs50V2wyjqLEuLpYyOkbWbqzH1D6POz6bQCWry+Pg/p4bh C/PTc7idduo52n4AHC3SK7+tfWU0PL2+CbtvbY8d5cPEK/woCoN7EbcdanmGq1bDQe 2rlXVi2em1fDMHgdmAvrBZlfj5IAewG86iaAcjMw= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org C09766034F Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=vivek.gautam@codeaurora.org From: Vivek Gautam To: joro@8bytes.org, robh+dt@kernel.org, rjw@rjwysocki.net, robin.murphy@arm.com, will.deacon@arm.com, iommu@lists.linux-foundation.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, freedreno@lists.freedesktop.org Cc: alex.williamson@redhat.com, mark.rutland@arm.com, robdclark@gmail.com, linux-pm@vger.kernel.org, sboyd@kernel.org, tfiga@chromium.org, jcrouse@codeaurora.org, sricharan@codeaurora.org, m.szyprowski@samsung.com, architt@codeaurora.org, linux-arm-msm@vger.kernel.org, Vivek Gautam Subject: [PATCH v14 1/4] iommu/arm-smmu: Add pm_runtime/sleep ops Date: Fri, 27 Jul 2018 12:32:21 +0530 Message-Id: <20180727070224.23966-2-vivek.gautam@codeaurora.org> X-Mailer: git-send-email 2.16.1.72.g5be1f00a9a70 In-Reply-To: <20180727070224.23966-1-vivek.gautam@codeaurora.org> References: <20180727070224.23966-1-vivek.gautam@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Sricharan R The smmu needs to be functional only when the respective master's using it are active. The device_link feature helps to track such functional dependencies, so that the iommu gets powered when the master device enables itself using pm_runtime. So by adapting the smmu driver for runtime pm, above said dependency can be addressed. This patch adds the pm runtime/sleep callbacks to the driver and also the functions to parse the smmu clocks from DT and enable them in resume/suspend. Also, while we enable the runtime pm add a pm sleep suspend callback that pushes devices to low power state by turning the clocks off in a system sleep. Also add corresponding clock enable path in resume callback. Signed-off-by: Sricharan R Signed-off-by: Archit Taneja [vivek: rework for clock and pm ops] Signed-off-by: Vivek Gautam Reviewed-by: Tomasz Figa --- Changes since v13: - Moved arm_smmu_device_reset() from arm_smmu_pm_resume() to arm_smmu_runtime_resume(). arm_smmu_pm_resume() calls just runtime_resume() now. drivers/iommu/arm-smmu.c | 77 ++++++++++++++++++++++++++++++++++++++++++++++-- 1 file changed, 74 insertions(+), 3 deletions(-) diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c index c73cfce1ccc0..5f6a9e3c0079 100644 --- a/drivers/iommu/arm-smmu.c +++ b/drivers/iommu/arm-smmu.c @@ -48,6 +48,7 @@ #include #include #include +#include #include #include @@ -205,6 +206,8 @@ struct arm_smmu_device { u32 num_global_irqs; u32 num_context_irqs; unsigned int *irqs; + struct clk_bulk_data *clks; + int num_clks; u32 cavium_id_base; /* Specific to Cavium */ @@ -1897,10 +1900,12 @@ static int arm_smmu_device_cfg_probe(struct arm_smmu_device *smmu) struct arm_smmu_match_data { enum arm_smmu_arch_version version; enum arm_smmu_implementation model; + const char * const *clks; + int num_clks; }; #define ARM_SMMU_MATCH_DATA(name, ver, imp) \ -static struct arm_smmu_match_data name = { .version = ver, .model = imp } +static const struct arm_smmu_match_data name = { .version = ver, .model = imp } ARM_SMMU_MATCH_DATA(smmu_generic_v1, ARM_SMMU_V1, GENERIC_SMMU); ARM_SMMU_MATCH_DATA(smmu_generic_v2, ARM_SMMU_V2, GENERIC_SMMU); @@ -1919,6 +1924,23 @@ static const struct of_device_id arm_smmu_of_match[] = { }; MODULE_DEVICE_TABLE(of, arm_smmu_of_match); +static void arm_smmu_fill_clk_data(struct arm_smmu_device *smmu, + const char * const *clks) +{ + int i; + + if (smmu->num_clks < 1) + return; + + smmu->clks = devm_kcalloc(smmu->dev, smmu->num_clks, + sizeof(*smmu->clks), GFP_KERNEL); + if (!smmu->clks) + return; + + for (i = 0; i < smmu->num_clks; i++) + smmu->clks[i].id = clks[i]; +} + #ifdef CONFIG_ACPI static int acpi_smmu_get_data(u32 model, struct arm_smmu_device *smmu) { @@ -2001,6 +2023,9 @@ static int arm_smmu_device_dt_probe(struct platform_device *pdev, data = of_device_get_match_data(dev); smmu->version = data->version; smmu->model = data->model; + smmu->num_clks = data->num_clks; + + arm_smmu_fill_clk_data(smmu, data->clks); parse_driver_options(smmu); @@ -2099,6 +2124,14 @@ static int arm_smmu_device_probe(struct platform_device *pdev) smmu->irqs[i] = irq; } + err = devm_clk_bulk_get(smmu->dev, smmu->num_clks, smmu->clks); + if (err) + return err; + + err = clk_bulk_prepare(smmu->num_clks, smmu->clks); + if (err) + return err; + err = arm_smmu_device_cfg_probe(smmu); if (err) return err; @@ -2181,6 +2214,9 @@ static int arm_smmu_device_remove(struct platform_device *pdev) /* Turn the thing off */ writel(sCR0_CLIENTPD, ARM_SMMU_GR0_NS(smmu) + ARM_SMMU_GR0_sCR0); + + clk_bulk_unprepare(smmu->num_clks, smmu->clks); + return 0; } @@ -2189,15 +2225,50 @@ static void arm_smmu_device_shutdown(struct platform_device *pdev) arm_smmu_device_remove(pdev); } -static int __maybe_unused arm_smmu_pm_resume(struct device *dev) +static int __maybe_unused arm_smmu_runtime_resume(struct device *dev) { struct arm_smmu_device *smmu = dev_get_drvdata(dev); + int ret; + + ret = clk_bulk_enable(smmu->num_clks, smmu->clks); + if (ret) + return ret; arm_smmu_device_reset(smmu); + return 0; } -static SIMPLE_DEV_PM_OPS(arm_smmu_pm_ops, NULL, arm_smmu_pm_resume); +static int __maybe_unused arm_smmu_runtime_suspend(struct device *dev) +{ + struct arm_smmu_device *smmu = dev_get_drvdata(dev); + + clk_bulk_disable(smmu->num_clks, smmu->clks); + + return 0; +} + +static int __maybe_unused arm_smmu_pm_resume(struct device *dev) +{ + if (pm_runtime_suspended(dev)) + return 0; + + return arm_smmu_runtime_resume(dev); +} + +static int __maybe_unused arm_smmu_pm_suspend(struct device *dev) +{ + if (pm_runtime_suspended(dev)) + return 0; + + return arm_smmu_runtime_suspend(dev); +} + +static const struct dev_pm_ops arm_smmu_pm_ops = { + SET_SYSTEM_SLEEP_PM_OPS(arm_smmu_pm_suspend, arm_smmu_pm_resume) + SET_RUNTIME_PM_OPS(arm_smmu_runtime_suspend, + arm_smmu_runtime_resume, NULL) +}; static struct platform_driver arm_smmu_driver = { .driver = { -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation