Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp542644imm; Fri, 27 Jul 2018 01:31:39 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdWX5EZ8RGgu9sMk3LKKv+HlVBpStrjwoMoiaCq64BejdeGAEI34QI95gKuC4BymXBxDCtl X-Received: by 2002:a17:902:20c2:: with SMTP id v2-v6mr5253559plg.22.1532680299705; Fri, 27 Jul 2018 01:31:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532680299; cv=none; d=google.com; s=arc-20160816; b=ACZ++v0SHexil2bi7Dl8PgYZQ4Hm74POu6bdp/gCTO3xLsHlswa7rBda9ex2HdQAMG td4jbdLEAQoGVU9GoO9t9m2SeWGK8XU27DM2zbgvnt8HVgWO8Xa1Y0zMSFinX4eQsyaG A4gE2YWhpcUV8pfK16Epob4TE2bvApHzjYAPyOHI+1Dcr/3aTTcYTbeyUA6XpngbvnVx zMwgbQslKuvPTtAeBjiNQPnVRqxO2KAjm94A0/hhU5yGe7F6qP+tx7CHRd7/CKv0VSm4 IXIZlIBJMP/nsd+N+c6W1goNhyF/YbRraobGOpWfnU+QRsDUvinnTupG96tf0PtVLTsc ieGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=QCVlgWJ8z5iexHjvheruxjV0XgbfBDEr03syjEMIrdA=; b=QV77V/upq1LMkMduIx6GyyKJKgl5lCb6qpI3WzVp0Qk5YOIzqKHLCWIgamEtJKOMiC Qt/ZIyt282lcWnHf5auVkSaaQOZWZjSd41tWQcsIj3vy1idVMSQSeY79iCOAPgWYhzvw nTJKTJg8qtA6KXkG6k+nkimsdyrG3DJqpf+SApz8v0TRhwj2AYFPWLWykAt9v6KoZh7d 792FEDg09Qg3tzcUfqdpIWfmnrJuNZ4GM/1wU03/V6qWyfQ9Y7NovQjaBAGrTXZQfNAm x8Pn5ssjiN3IE5rx8jc1eiwE1HDKvVtMCa740j0zKKvGUG3gU0HebXsoArLwRXrwMusy OSTA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j20-v6si3184245pgb.92.2018.07.27.01.31.25; Fri, 27 Jul 2018 01:31:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730367AbeG0JvJ (ORCPT + 99 others); Fri, 27 Jul 2018 05:51:09 -0400 Received: from metis.ext.pengutronix.de ([85.220.165.71]:49211 "EHLO metis.ext.pengutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729431AbeG0JvJ (ORCPT ); Fri, 27 Jul 2018 05:51:09 -0400 Received: from kresse.hi.pengutronix.de ([2001:67c:670:100:1d::2a]) by metis.ext.pengutronix.de with esmtp (Exim 4.89) (envelope-from ) id 1fiy8c-0003mQ-9I; Fri, 27 Jul 2018 10:30:14 +0200 Message-ID: <1532680211.32306.36.camel@pengutronix.de> Subject: Re: [PATCH v8 1/6] ARM: imx6q: provide documentation for new fsl,pmic-stby-poweroff property From: Lucas Stach To: Robin Gong , Oleksij Rempel , Shawn Guo , Mark Brown , "Rafael J. Wysocki" Cc: Mark Rutland , "devicetree@vger.kernel.org" , Michael Turquette , Stephen Boyd , "linux-kernel@vger.kernel.org" , Liam Girdwood , Rob Herring , dl-linux-imx , "kernel@pengutronix.de" , "A.s. Dong" , Fabio Estevam , Russell King , Andrew Morton , Leonard Crestez , "linux-clk@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Date: Fri, 27 Jul 2018 10:30:11 +0200 In-Reply-To: References: <20180726092220.17250-1-o.rempel@pengutronix.de> <20180726092220.17250-2-o.rempel@pengutronix.de> <84c1921c-922e-4b5d-b688-db89047fa1db@pengutronix.de> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.22.6-1+deb9u1 Mime-Version: 1.0 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::2a X-SA-Exim-Mail-From: l.stach@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Robin, Am Freitag, den 27.07.2018, 01:51 +0000 schrieb Robin Gong: [...] > > > > --- > > > >  Documentation/devicetree/bindings/clock/imx6q-clock.txt | 8 ++++++++ > > > >  1 file changed, 8 insertions(+) > > > > > > > > diff --git a/Documentation/devicetree/bindings/clock/imx6q-clock.txt > > > > b/Documentation/devicetree/bindings/clock/imx6q-clock.txt > > > > index a45ca67a9d5f..e1308346e00d 100644 > > > > --- a/Documentation/devicetree/bindings/clock/imx6q-clock.txt > > > > +++ b/Documentation/devicetree/bindings/clock/imx6q-clock.txt > > > > @@ -6,6 +6,14 @@ Required properties: > > > >  - interrupts: Should contain CCM interrupt > > > >  - #clock-cells: Should be <1> > > > > > > > > +Optional properties: > > > > +- fsl,pmic-stby-poweroff: Configure CCM to assert PMIC_STBY_REQ > > > > +signal > > > > +  on power off. > > > > +  Use this property if the SoC should be powered off by external > > > > +power > > > > +  management IC (PMIC) triggered via PMIC_STBY_REQ signal. > > > > > > PMIC_ON_REQ didn't connect to any pin of PMIC in your case? > > > > No. First, it was only one customer specific issue. After some research I found > > even publicly available boards (for example RioTboard) which has same/similar > > design. After seeing this in imx6 documentation as valid power off way, I have > > no doubts - there should be even more devices doin this in the wild. > > Not sure why the customer didn't follow reference design, since PMIC_ON_REQ can > provide power off/on feature by pressing ONOFF key which connected ONOFF > pin of i.mx6(ONOFF will toggle PMIC_ON_REQ to power off/on PMIC). The official > power off/on way (PMIC_ON_REQ) can also power off all power rails of PFUZE except > snvs as your patch did on PMIC_STBY_REQ.  PMIC_STBY_REQ is used to notify pmic > switch power mode (PFM/APS) or decrease voltage to save power in kernel suspend, > not power off....I am not sure if we need this patchset to 'workaround' the board issue. > Not all boards follow the reference design, that's a fact of life. Please look at the i.MX6Q reference manual. The sequence implemented in this patchset can be found as a valid way to power off the system in "60.4.3 Power mode transitions" "Normal ON to OFF with external PMIC", so there is hardly any way to argue that this is a board specific quirk. This is one of the Freescale/NXP recommended sequences to turn off the system. Regards, Lucas