Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp3816100imm; Mon, 30 Jul 2018 04:07:12 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdpUZWLndehFOIXZZu8ru2kVaVN55ozvGK7d3BGKnuLg/oeqvTuT17J4aXvVCLDsFM3uKXq X-Received: by 2002:a17:902:2f84:: with SMTP id t4-v6mr15965479plb.87.1532948832917; Mon, 30 Jul 2018 04:07:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532948832; cv=none; d=google.com; s=arc-20160816; b=GATeoDvg1pKz+QaXKvZSizC1MsZmEIbkj2VIDNz0CoTB6rVY6fF2WXFlxuapCx+220 nRF6cPVI0udOnTqXETvLM3CFrsWij4iK0Aj5NmRGDFMxAast1KM8YSqb9Y4DGxbVR7n7 NNS0wjqyd7kJVCfcc4g3ntI4ni2v4RaTvp1u3IZoEv1xqMKdW+kUsrtEjOr+Yhm/5uIl YO510ZBFnyY5iFVb7iiPwNh3P6ztzXF4nE1d1qZUDKE5w5Q5y+M0Ss2az8tKd1tdpzgA s/sgrPznCkfExF/rpE84oO5jzQw6IpAIAX2KxXP55xlKXkI1/hfsfiKoyLabowuUfemL 0EXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:date:message-id:in-reply-to:subject:cc:to :from:dkim-signature:arc-authentication-results; bh=cNtGTNl8jrZeyl63llsUb7drF696+23vUyPsfsplRkk=; b=ayfCHdaNPbBqFjzjFP9H2xdHeq0Hd8nB7m72lT1wrM2WE8MRfCYUhNDult2MsKwG8r JiYSKaMRJyilctZEWxccKEUqzNavmlRVFvNwz+xnLL646uA5TXP/xa7VQTWrqbsIQVp2 WHiQ9bkA7gRefyE19/MDWeRgz0t5+UA/mVWYrjkxrq7Djd884tP/g3YjrpiGotNlm2uG rFJO9ublj+aCjcoKnvDSqHYHs9VhMrFITJzFjackgWRCOv2clH5Vd9ZT+dxJSf1DE5pD cRHZ/l0xOB53pvNKZfQH2qaaPsdYaxlRzoNkFZ/bEvjNHKFf5ihQvM9nLy9ZYatATh5g 2L6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@sirena.org.uk header.s=20170815-heliosphere header.b=mZ5Zx0d2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y123-v6si11733799pfc.302.2018.07.30.04.06.58; Mon, 30 Jul 2018 04:07:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@sirena.org.uk header.s=20170815-heliosphere header.b=mZ5Zx0d2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728975AbeG3MjS (ORCPT + 99 others); Mon, 30 Jul 2018 08:39:18 -0400 Received: from heliosphere.sirena.org.uk ([172.104.155.198]:53250 "EHLO heliosphere.sirena.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726884AbeG3MjR (ORCPT ); Mon, 30 Jul 2018 08:39:17 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sirena.org.uk; s=20170815-heliosphere; h=Date:Message-Id:In-Reply-To: Subject:Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:References: List-Id:List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner: List-Archive; bh=cNtGTNl8jrZeyl63llsUb7drF696+23vUyPsfsplRkk=; b=mZ5Zx0d2scqn gpwMv9lVNPna6ZSy3QLdLSRJW2i3Rz0cAam/fylUwr6ANAPqCN+10toMK4J3Rat6adpyNR1aTC6PF a5QP0+QvNyU4ccAeuU0KVgZQahIkuOyah5pt8s2n/o04A/x3XaF4Mn1UGWg7LoTdLqH9FYEnyAq61 4a3uo=; Received: from cpc102320-sgyl38-2-0-cust46.18-2.cable.virginm.net ([82.37.168.47] helo=debutante.sirena.org.uk) by heliosphere.sirena.org.uk with esmtpa (Exim 4.89) (envelope-from ) id 1fk5yn-000553-KD; Mon, 30 Jul 2018 11:04:45 +0000 Received: by debutante.sirena.org.uk (Postfix, from userid 1000) id 5F46B1124216; Mon, 30 Jul 2018 12:04:45 +0100 (BST) From: Mark Brown To: Edward Cragg Cc: Jorge Sanjuan , Mark Brown , lgirdwood@gmail.com, broonie@kernel.org, linux-kernel@lists.codethink.co.uk, alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org, jonathanh@nvidia.com, thierry.reding@gmail.com, linux-tegra@vger.kernel.org, alsa-devel@alsa-project.org Subject: Applied "ASoC: tegra: i2s: Fix typo/broken macro" to the asoc tree In-Reply-To: <20180727125931.9794-2-jorge.sanjuan@codethink.co.uk> Message-Id: <20180730110445.5F46B1124216@debutante.sirena.org.uk> Date: Mon, 30 Jul 2018 12:04:45 +0100 (BST) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The patch ASoC: tegra: i2s: Fix typo/broken macro has been applied to the asoc tree at https://git.kernel.org/pub/scm/linux/kernel/git/broonie/sound.git All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent to Linus during the next merge window (or sooner if it is a bug fix), however if problems are discovered then the patch may be dropped or reverted. You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed. If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced. Please add any relevant lists and maintainers to the CCs when replying to this mail. Thanks, Mark From 279fef50b607f9cee94f10bae84f6730e97ccd7c Mon Sep 17 00:00:00 2001 From: Edward Cragg Date: Fri, 27 Jul 2018 13:59:28 +0100 Subject: [PATCH] ASoC: tegra: i2s: Fix typo/broken macro Fix typo in macro TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK. Signed-off-by: Edward Cragg Signed-off-by: Jorge Sanjuan Reviewed-by: Jon Hunter Signed-off-by: Mark Brown --- sound/soc/tegra/tegra30_i2s.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/sound/soc/tegra/tegra30_i2s.h b/sound/soc/tegra/tegra30_i2s.h index 774fc6ad2026..2e561e946de2 100644 --- a/sound/soc/tegra/tegra30_i2s.h +++ b/sound/soc/tegra/tegra30_i2s.h @@ -173,7 +173,7 @@ /* Number of slots in frame, minus 1 */ #define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT 16 #define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US 7 -#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK (TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOT_MASK_US << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOT_SHIFT) +#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK (TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT) /* TDM mode slot enable bitmask */ #define TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_SHIFT 8 -- 2.18.0