Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp3997236imm; Mon, 30 Jul 2018 07:03:04 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdzwyG6tJtvlils1kP6eqwrd5Esk+xNn18ndC3JBbGX6insTvXBnXXozin387jpgIIN2QfA X-Received: by 2002:a63:8042:: with SMTP id j63-v6mr16598288pgd.230.1532959384274; Mon, 30 Jul 2018 07:03:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532959384; cv=none; d=google.com; s=arc-20160816; b=ZQwvqgCdkmYeQKK1ckPqm6Bc93vNz1CiKMYMVWH5SkTFSV9hYGfPvgB3z/tZ5AFv3l P8PUkTlEO1zUDlVvltjTSauhLPKmBvXaBAwnYP3X7/XG0wWuWjn0Pm/EhZ22dTp+OlEq TKq2HJhZbbCQIXlS3MM7uLLb8c7BQhFeWi7aFQLvEfpiMdtquNn+7RUQpIaKp1DshvrJ 0v8mKM1nYTMpf6k1nHiPHBmJnWNPGq4U32Vui1o0dBlTggS9b3jy1pDr2dT07pp/2u+l Iq5fl4oTltKC4enUiH+MrUvLEsVFZtb7z1rjetA2SaSVrsCWSaQx56zyBt1n1E352uiy Q5JQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=t85Cnm+rVJCEW29Dv9cEH+VmjCiSTUZ+rjz/LWwFxqs=; b=emQaWAcvFFtoV3U32FhAkq8Y1wNLTxNYSdkF+csJP4s2nHLeCuiVIFSHApk+bpp23J dFoQIybLNEWCxkbIHW6rCk1rpAMB7Xe27aVlR4NLLfUGOIef8M7SvBfdoflJl38yLgjn Fyu28KwfpKcJtXhsEyeT9wZ9InVR7g8qm6r7zKWH7RbahDZ94gkI9FlfR+ycGTLel56S JM2Z9XVG/g2Q+9uHyTjnGj6Ix3+kiEvvcObgMxq1f4500Y7KQVRirGKz2isjdcufVJz/ +6s0ze8UP5S20W2zJsKHuZjTpXFaMoJ0eYUrU95Gr6DtXIqxhku40eIDFrvyleePVaYV JL4Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a2-v6si10986307pgh.396.2018.07.30.07.02.49; Mon, 30 Jul 2018 07:03:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727119AbeG3Pgz (ORCPT + 99 others); Mon, 30 Jul 2018 11:36:55 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:9281 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726740AbeG3Pgy (ORCPT ); Mon, 30 Jul 2018 11:36:54 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Mon, 30 Jul 2018 07:01:43 -0700 Received: from HQMAIL103.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Mon, 30 Jul 2018 07:01:46 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Mon, 30 Jul 2018 07:01:46 -0700 Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Mon, 30 Jul 2018 14:01:45 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Mon, 30 Jul 2018 14:01:45 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Mon, 30 Jul 2018 07:01:45 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Mikko Perttunen , Laxman Dewangan CC: Aapo Vienamo , , , Subject: [PATCH v6 0/7] Tegra PMC pinctrl pad configuration Date: Mon, 30 Jul 2018 17:01:32 +0300 Message-ID: <1532959299-17089-1-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi all, The Tegra Power Management Controller (PMC) can set pad power states and voltage configuration. This series implements pinctrl interfaces for configuring said pad properties. Changelog v6: - Fix typos and grammar in dt-bindings docs. v5: - Fix a typo in "soc/tegra: pmc: Remove public pad voltage APIs" - 1.8 V / 3.3 V selection logic worked the wrong way around on SoCs without pmc->soc->has_impl_33v_pwr. v4: - Revise the dt-bindings docs v3: - Don't expose tegra_io_pad_is_powered() - Remove tegra_io_pad_set_voltage() stub from pmc.h - Fixes i386 build failure reported by kbuild test robot v2: - Add Tegra186 AO_HV pad - Make the IO pad tables narrower - Add parens to TEGRA_IO_PAD() and TEGRA_IO_PIN_DESC() - Fix a typo in the dt-bindings docs - Remove old pmc pad voltage configuration APIs - Check return value of tegra_io_pad_find() in tegra_io_pad_pinconf_get()/_set() Aapo Vienamo (7): soc/tegra: pmc: Fix pad voltage configuration for Tegra186 soc/tegra: pmc: Factor out DPD register bit calculation soc/tegra: pmc: Implement tegra_io_pad_is_powered() soc/tegra: pmc: Use X macro to generate IO pad tables dt-bindings: Add Tegra PMC pad configuration bindings soc/tegra: pmc: Remove public pad voltage APIs soc/tegra: pmc: Implement pad configuration via pinctrl .../bindings/arm/tegra/nvidia,tegra186-pmc.txt | 92 ++++ .../bindings/arm/tegra/nvidia,tegra20-pmc.txt | 103 +++++ drivers/soc/tegra/pmc.c | 512 +++++++++++++++------ include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h | 18 + include/soc/tegra/pmc.h | 20 +- 5 files changed, 597 insertions(+), 148 deletions(-) create mode 100644 include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h -- 2.7.4