Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp4179631imm; Mon, 30 Jul 2018 09:59:29 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdRLDCJiTJrJhEPUrcU9QnY4qpbF8VONBWckx5rBM9KgMsmZ0DVtt6O9jW1E8jB9LeVzAqq X-Received: by 2002:a62:e00a:: with SMTP id f10-v6mr18659318pfh.208.1532969969929; Mon, 30 Jul 2018 09:59:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532969969; cv=none; d=google.com; s=arc-20160816; b=wysOmFGl8YNFpN58Lptu/C12mYYgaRAsYgT4tNimVdJZiwoW9rfuQglI1KkBUdiEg0 Q+CmcoH1+OKL5gHF7TDeYc8wrwteipob/s94J019K8wobS/9zoo16b3NxfoFSs5ElW2f BCjEC9Wtpxn2cV9SO+LRgfJ0gg0xNrbbvq2ZYaiCbN0CorQo2Z2v922oRF/cfqKL+pHf UEMmv+qXKUkJTGLnN0eUUK22j9neQ9LwlUhjOpQTh5vePFxUXLq1T0wtzIduQn+xktPG AfaAG+k0os0M3+pVJc3SnDbcdNWBCxDZaF5PHQi8PFNC8b1/E6YyPyAlwriu578ca9t2 UyFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :message-id:in-reply-to:subject:cc:to:from:date :arc-authentication-results; bh=Dg0+t3gD9euc7q3t2Hg/WygStropa3QYzypXfjKfIi8=; b=E8+rF4L5/0BvfKp0fEg8yxhLdSDaLl0D1eo7zNlKTr67IpuuZSpxW+aUzj1X7jKXRq eIL9ahM89T3CBd1HeUHNB5Ig5z9a+1YYoWhDZMX45dLjkwLMPs3fFi0VlLh+PJ/sxtMS q34s0xwt2Fn57hT58XYqiB15hHBI2vrZ73BpZ/I+ObXJabMcSU4AVz7Qt971rBdh5BJU pL3S2QLN4cyOuCbm5TrMQCwnpSBetECZtx0AiEC/2uTUk9XzEvXrKAK14hf/DzB0F0ok yESzjsDzuZbhN2xIL+poLPQCHfNxn4O57tzsQ1v9tXts9WXUYXUNdep38SeoYVl/+4pF Wq6w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g65-v6si11511530pfc.36.2018.07.30.09.59.15; Mon, 30 Jul 2018 09:59:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729072AbeG3SeO (ORCPT + 99 others); Mon, 30 Jul 2018 14:34:14 -0400 Received: from Galois.linutronix.de ([146.0.238.70]:56969 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726668AbeG3SeO (ORCPT ); Mon, 30 Jul 2018 14:34:14 -0400 Received: from p4fea5a5a.dip0.t-ipconnect.de ([79.234.90.90] helo=nanos) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1fkBUu-0003ux-S1; Mon, 30 Jul 2018 18:58:17 +0200 Date: Mon, 30 Jul 2018 18:58:16 +0200 (CEST) From: Thomas Gleixner To: Dave Hansen cc: Sai Praneeth Prakhya , x86@kernel.org, linux-kernel@vger.kernel.org, Tim C Chen , Ravi Shankar , Ingo Molnar Subject: Re: [PATCH] x86/speculation: Support Enhanced IBRS on future CPUs In-Reply-To: Message-ID: References: <1532465636-25240-1-git-send-email-sai.praneeth.prakhya@intel.com> User-Agent: Alpine 2.21 (DEB 202 2017-01-01) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 30 Jul 2018, Dave Hansen wrote: > On 07/30/2018 05:25 AM, Thomas Gleixner wrote: > > On Tue, 24 Jul 2018, Sai Praneeth Prakhya wrote: > >> From: Sai Praneeth > >> Some future Intel processors may support "Enhanced IBRS" which is an > >> "always on" mode i.e. IBRS bit in SPEC_CTRL MSR is enabled once and > >> never disabled. According to specification[1], this should simplify > >> software enabling and improve performance. > > SHOULD is not really helpful. The question is whether it does improve > > performance in practice or not. You really want to add numbers comparing > > retpoutine and enhanced IBRS. > > One thing to remember from Intel's retpoline paper: > > > Retpoline is known to be an effective branch target injection > > (Spectre variant 2) mitigation on Intel processors belonging to > > family 6 (enumerated by the CPUID instruction) that do not have > > support for enhanced IBRS. On processors that support enhanced IBRS, > > it should be used for mitigation instead of retpoline. > > That's both a statement of "Intel would like you to use enhanced IBRS > over retpoline where available" and "retpoline provides less mitigation > on processors with enhanced IBRS compared to those without". > > In other words, we can _do_ performance deltas, but they won't be as > meaningful because they won't really have apples-to-apples mitigation > properties. Fair enough, but this wants to be spelled out in the change log explicitely instead of unspecific blurbs. Thanks, tglx