Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1030962imm; Wed, 1 Aug 2018 09:04:53 -0700 (PDT) X-Google-Smtp-Source: AAOMgpe+b44QSX7xUG0TLGAASBnJK3MKxKr7cdXo2kQS9k+F0RbqWXB3tqv2gqck8gQHEz/YyMgM X-Received: by 2002:a62:f40a:: with SMTP id r10-v6mr7658889pff.47.1533139493577; Wed, 01 Aug 2018 09:04:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533139493; cv=none; d=google.com; s=arc-20160816; b=bPMTNmwFbMFVVwDRJwZVWI7mIpWNY6jFpyabjuO176eCpxmt9Kew5mdpGJllRHFKB2 r6yiH/v0mA/FV9FkCDMBtRsGF6j1MLL2CUhhkAbkQTq6/4trEneaAcNLPrcQDWCeCpXx KrjEUrz4EbJFUu51IpwXuYeYTPeWfNR6GI6oCZ/AXMQ21SRSUEGmLzKvsG2SFyvkwDAj SHI0KUxAgSOAwG6BT+lxr1n0TiWk/R/AH9l9GQSPH5CP8lTxuDRQca31jT1AOjwxFL16 x8j8OOhXLormUpDd4muBP07MKV3U8trYW8/0HtnDO+s7AFp2xvK07f7KRWuP/bSnFXr8 zjww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:to:subject:cc :arc-authentication-results; bh=MCxfzEhJKlM9KPgGI2Knro2dcdvH0wDBBfmcFhS+C8g=; b=du1j4D25YiopVbS4Byniv9CORBhj+rLHYGJCURa4oyC2/jTUK5knfeB1C6hnOgS6NG A0QAXEClq50xvXRa88ulI0sUaEd993VTprxyUayJQ4grV90j+hJidOaMfF3o5iuvoYtb 5mwGcIkkPDwGK0/k6rqvejL9ptqGR24jbrcPNy6yySr1SqVz6vYRUJvwkqNdT5HDLgvD 4XlC6zHLptl5Bpt8Kj3Ir7OtOl5gSE5YBaHKpkTrBA/AVLfvK1Eo19Av/Ug6uPeADJPF F+QabqlaBWMpE8+J1vF0FKv+0+g0LFoBsCoWqZv2k88Ny+ciB5rw+8vu0SoubsMG0KUs oxrQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i4-v6si16735578pgl.435.2018.08.01.09.04.39; Wed, 01 Aug 2018 09:04:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390206AbeHARt5 (ORCPT + 99 others); Wed, 1 Aug 2018 13:49:57 -0400 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:44484 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390144AbeHARt5 (ORCPT ); Wed, 1 Aug 2018 13:49:57 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 710D980D; Wed, 1 Aug 2018 09:03:33 -0700 (PDT) Received: from [10.4.12.116] (e107155-lin.emea.arm.com [10.4.12.116]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 63D033F5D0; Wed, 1 Aug 2018 09:03:31 -0700 (PDT) Cc: Sudeep Holla , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] PM / devfreq: Generic cpufreq governor To: Saravana Kannan , MyungJoo Ham , Kyungmin Park , Chanwoo Choi , Rob Herring , Mark Rutland References: <1532750217-8886-1-git-send-email-skannan@codeaurora.org> From: Sudeep Holla Organization: ARM Message-ID: <2a9bfa53-31b2-b44a-0bd5-07bcc344a466@arm.com> Date: Wed, 1 Aug 2018 17:03:29 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 In-Reply-To: <1532750217-8886-1-git-send-email-skannan@codeaurora.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 28/07/18 04:56, Saravana Kannan wrote: > Many CPU architectures have caches that can scale independent of the CPUs. > Frequency scaling of the caches is necessary to make sure the cache is not > a performance bottleneck that leads to poor performance and power. The same > idea applies for RAM/DDR. > > To achieve this, this patch adds a generic devfreq governor that can listen > to the frequency transitions of each CPU frequency domain and then adjusts > the frequency of the cache (or any devfreq device) based on the frequency > of the CPUs. > > To decide the frequency of the device, the governor does one of the > following: > > * Uses a CPU frequency to device frequency mapping table > - Either one mapping table used for all CPU freq policies (typically used > for system with homogeneous cores/clusters that have the same OPPs. > - One mapping table per CPU freq policy (typically used for ASMP systems > with heterogeneous CPUs with different OPPs) > > OR > > * Scales the device frequency in proportion to the CPU frequency. So, if > the CPUs are running at their max frequency, the device runs at its max > frequency. If the CPUs are running at their min frequency, the device > runs at its min frequency. And interpolated for frequencies in between. > Is this solution for the old generation of SDM ? I have seen newer ones have some kind of firmware interface/hardware to deal with CPUFreq. Do you need this solution for them too ? If yes, why ? IMO firmware can arbitrate various requests for frequency scaling and do the *right thing* for the platform. Having OSPM sending separate requests for such bus/interconnect might end up with conflicts. No ? -- Regards, Sudeep