Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1061678imm;
        Wed, 1 Aug 2018 09:33:59 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpfYVX+HHG/vsVXBFWor3OiMW+ktSzE2AGevDQZdtpi+0DOMC6xlhlcIl9OuCwFX2h/QAXC/
X-Received: by 2002:a17:902:583:: with SMTP id f3-v6mr25485801plf.115.1533141239547;
        Wed, 01 Aug 2018 09:33:59 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533141239; cv=none;
        d=google.com; s=arc-20160816;
        b=HVLD+uKCfWiYpD0r7t4FTxPQt7SWjrecN6qDw5Wy4rpl5IacZ4OeBUJOmPCuY88o4q
         7E8tI+faMkcUMZ0OkycHPVeRJcYdKxCF893cpRc793YahBTo6fWbvCOMp+cC/SGsJfFS
         eChAXTm4zTnU1B3ww3BCwOsf08wPpo+NCab+1z0EuZn2Bt0EeDdGbu5RXuAk3KvmPSii
         /q69paezNnfNArZzCNhLh8IsLGB8SZP9GI7G/rHigIFLvcrOA1rhbJeNzTLr9NB64KGH
         LRWZHJUQvKRcpfGCk3FPnmEK8OM2qQgSwoohenD3Sz96VZ41KsooWnEx2alpLsCqpahF
         Wxlg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=j4wxggS3TB1HNsDW24zUd98E9DiDkYzq83kuRpalmmE=;
        b=uVG1S9vp64k/vy+4qVTkc9av87a4QyfgpY3gjK+mUun1cB+VUFfAoldi6WZKbO7381
         MZWdnVtKxmp9t0S9DHquA0qYS0AGlpIKcqG9rZ/qOq13AI3+iFoNIklaC+QhxTgORelD
         jFNHh7Pi52RxdZokvsGkbvMSRF052Rh85pecrhWol9Ic0UESLCYSrUaWMuOGvH7xjYjd
         bUPLAlpWQtf/+01BlnO4554ViEzS6Lq8E8lKB378HD44TDA32vTG3bgEegEutoS32zff
         06Ue1T901neHqM0EWVUWtAM0fYW02xOBs5eKFs8iFesv/acWYeWbD+9Scz4ornLqoGVF
         TFtQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id h36-v6si17514003pgm.125.2018.08.01.09.33.43;
        Wed, 01 Aug 2018 09:33:59 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2390267AbeHASTV (ORCPT <rfc822;krseo358@gmail.com> + 99 others);
        Wed, 1 Aug 2018 14:19:21 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:1976 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S2390103AbeHASTU (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 1 Aug 2018 14:19:20 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b61e0aa000b>; Wed, 01 Aug 2018 09:32:42 -0700
Received: from HQMAIL104.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Wed, 01 Aug 2018 09:32:48 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Wed, 01 Aug 2018 09:32:48 -0700
Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL104.nvidia.com
 (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug
 2018 16:32:47 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Wed, 1 Aug 2018 16:32:47 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b61e0ad0000>; Wed, 01 Aug 2018 09:32:47 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Ulf Hansson <ulf.hansson@linaro.org>,
        Adrian Hunter <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>,
        Stefan Agner <stefan@agner.ch>
CC:     <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH 02/40] dt-bindings: mmc: tegra: Add pad voltage control properties
Date:   Wed, 1 Aug 2018 19:31:52 +0300
Message-ID: <1533141150-10511-3-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1533141150-10511-1-git-send-email-avienamo@nvidia.com>
References: <1533141150-10511-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Document the pinctrl bindings used by the SDHCI driver to reconfigure
pad voltages on controllers supporting multiple voltage levels.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Reviewed-by: Rob Herring <robh@kernel.org>
---
 .../bindings/mmc/nvidia,tegra20-sdhci.txt          | 22 ++++++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
index 9bce578..90c214d 100644
--- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
+++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
@@ -38,3 +38,25 @@ sdhci@c8000200 {
 	power-gpios = <&gpio 155 0>; /* gpio PT3 */
 	bus-width = <8>;
 };
+
+Optional properties for Tegra210 and Tegra186:
+- pinctrl-names, pinctrl-0, pinctrl-1 : Specify pad voltage
+  configurations. Valid pinctrl-names are "sdmmc-3v3" and "sdmmc-1v8"
+  for controllers supporting multiple voltage levels. The order of names
+  should correspond to the pin configuration states in pinctrl-0 and
+  pinctrl-1.
+
+Example:
+sdhci@700b0000 {
+	compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci";
+	reg = <0x0 0x700b0000 0x0 0x200>;
+	interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+	clocks = <&tegra_car TEGRA210_CLK_SDMMC1>;
+	clock-names = "sdhci";
+	resets = <&tegra_car 14>;
+	reset-names = "sdhci";
+	pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
+	pinctrl-0 = <&sdmmc1_3v3>;
+	pinctrl-1 = <&sdmmc1_1v8>;
+	status = "disabled";
+};
-- 
2.7.4