Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1062988imm; Wed, 1 Aug 2018 09:35:22 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdgUaeRmtNDVReGYBhVX39s77VyF4R1xdFynwo53Faj7JQaNcIHxDP+O+El5kLROpO10Cnh X-Received: by 2002:a65:4b87:: with SMTP id t7-v6mr24978128pgq.391.1533141322786; Wed, 01 Aug 2018 09:35:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533141322; cv=none; d=google.com; s=arc-20160816; b=EEE2FbxiElyfiDctYYpZfvcEOUeJ9XQv0Jv8hDblkXS+eAMUBsNeovC55zv2n2rYno NTL4e6FSgFZzFtHTSIDt8ppSPe7PwOaYkiw+mcP/CPGFzHSOd1sRHP7DzPc0Two5L2Yx n+fz/+HZr+vLNhw7hWdbE8apRqiSdK+rH4IG7RZ6aB/xBANaB7vSBcpJ3PbOlHL5N/cN FgeqDYSBzpSO0NQ58W+2cHGn0LhQWwqqUpPKsGYV2GGfSmQiZWpw0sFRIgzCNQiqpVBB ymbFe6nETTdYu7iDU45+QDkeHIj4OaUkT7NLJmEXz9AmMAnE/4EKK1k6LhyH1oLFHXDe HSxw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=bqJJPXjoqaGLtkpN+xVracdt94ZsgYdkVFHgbPWCEtM=; b=HgjIgx/UiYrghlkyMD9/oEVgm7ZQ3TWCVNkaoQekoF4ATmLH+HpCzcQjXn7Jj5nOxi 3r3Wnl8GBh0/xi0b+WS8ARCOwj0If94erwI3Zf7ecC+tZLrVXdEjMOF2p4QHm3+uCp+M Fh1Z5WGUGV5JYum00JKo2+Bo/BObRzvAO9yQi9gB/6m5BSOIeWT3kFUYPLNNKmBfzKHA oU6HwsXrdhP5Y/5mgVaOrvI85toIJE89P7jIsguvO3G3s1ep8N7Lj9Uo2rbw9N+sembg WlYQJo3TCpofAyJQvPQwhLnnp5Q9ZZgTpPS4PM/EGn56xsRhYqI1GjaB5o4xXEbCBHd9 je6g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u13-v6si14799647plq.320.2018.08.01.09.35.08; Wed, 01 Aug 2018 09:35:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390611AbeHASUT (ORCPT + 99 others); Wed, 1 Aug 2018 14:20:19 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:4515 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390113AbeHASUS (ORCPT ); Wed, 1 Aug 2018 14:20:18 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Wed, 01 Aug 2018 09:33:33 -0700 Received: from HQMAIL108.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 01 Aug 2018 09:33:46 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 01 Aug 2018 09:33:46 -0700 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:33:45 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Wed, 1 Aug 2018 16:33:46 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 01 Aug 2018 09:33:45 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH 21/40] mmc: tegra: Parse default trim and tap from dt Date: Wed, 1 Aug 2018 19:32:11 +0300 Message-ID: <1533141150-10511-22-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> References: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Parse the default inbound and outbound sampling trimmer values from the device tree. Signed-off-by: Aapo Vienamo --- drivers/mmc/host/sdhci-tegra.c | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index a2375ad..bd3305e 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -107,6 +107,9 @@ struct sdhci_tegra { struct pinctrl_state *pinctrl_state_1v8; struct sdhci_tegra_autocal_offsets autocal_offsets; + + u32 default_tap; + u32 default_trim; }; static u16 tegra_sdhci_readw(struct sdhci_host *host, int reg) @@ -460,6 +463,23 @@ static void tegra_sdhci_parse_pad_autocal_dt(struct sdhci_host *host) autocal->pull_down_hs400 = autocal->pull_down_1v8; } +static void tegra_sdhci_parse_default_tap_and_trim(struct sdhci_host *host) +{ + struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host); + struct sdhci_tegra *tegra_host = sdhci_pltfm_priv(pltfm_host); + int err; + + err = device_property_read_u32(host->mmc->parent, "nvidia,default-tap", + &tegra_host->default_tap); + if (err) + tegra_host->default_tap = 0; + + err = device_property_read_u32(host->mmc->parent, "nvidia,default-trim", + &tegra_host->default_trim); + if (err) + tegra_host->default_trim = 0; +} + static void tegra_sdhci_set_clock(struct sdhci_host *host, unsigned int clock) { struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host); @@ -865,6 +885,8 @@ static int sdhci_tegra_probe(struct platform_device *pdev) tegra_sdhci_parse_pad_autocal_dt(host); + tegra_sdhci_parse_default_tap_and_trim(host); + tegra_host->power_gpio = devm_gpiod_get_optional(&pdev->dev, "power", GPIOD_OUT_HIGH); if (IS_ERR(tegra_host->power_gpio)) { -- 2.7.4