Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1063802imm; Wed, 1 Aug 2018 09:36:07 -0700 (PDT) X-Google-Smtp-Source: AAOMgpf7Q7I368VHhFMGg1h2IfGqg3r6xEcIevHqdadjJI73fyB3oBq3fi0EUiMD/8YH/8xkjD8w X-Received: by 2002:a65:5106:: with SMTP id f6-v6mr24951983pgq.72.1533141367672; Wed, 01 Aug 2018 09:36:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533141367; cv=none; d=google.com; s=arc-20160816; b=DG1l2zWLY5fySk1gyw0zqQIf8I+BjyE9OyK2nV59M+ZJQAWei4NsdeEL0cE5SLOEpd cNX4KmaDFJgvOqcSEiYm/1zDHpN9SnB0aAV60VBhIoysNpbDCXZaGqNQRdVfWO08PdV8 Wt3F0284c1E5rMk0eA01PiFjFmxiSEvBnRJYMa24TF43YpBmAkDqFxXcfdvLt35tuSME D1bUQ34TWtp+15HBhIEPnZjK1eiybvE26MWZnK6j7xZOd5+EhRsZdNc2T/TGvhwtR/Nj wdhj2ZE3Pdos1xhlC937Swux7Srwb9j6ikPVnegKiCPB0D0eVCZaXe7rFoT2mujtX7DS uBYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=v5yQWY1hQloIhIO2lJm/2pjwhHtez1Gd01HVe8NH0gg=; b=efOIpyPevfl5U75Mmdkhs9W0dGQTYmlwEx6gItEBgeI17VwwP6EjrhIIfUAFq6FzBg +Ou+Pp2mNLLzOettZmucbtNrzBHw5hJSTE5pbpAx2iWuYS5oCzllFCGzgZR0gLFp8ETF 0wxR5LxfsLmoZhaTPNMRNPHMGN9253+cAn0lSrnZnjrD73HYL63NLtHykVHZM3NSEXX6 7k8/nzg0CFJGjYWyn/gL1Tb9z1d4kHVL0enW/Nqt5zjZPNOJbNp0IqfGMOYLV5ArilJl 2NxEzhBPQO7nTi1WW8mGWGZP31/ynkncNaV0YUaJqbIoGTAuNY9SjKjHM+Kjl3ypaIgy MM8g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i186-v6si19379747pfb.362.2018.08.01.09.35.53; Wed, 01 Aug 2018 09:36:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404087AbeHASVO (ORCPT + 99 others); Wed, 1 Aug 2018 14:21:14 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:5056 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2403923AbeHASVN (ORCPT ); Wed, 1 Aug 2018 14:21:13 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Wed, 01 Aug 2018 09:34:28 -0700 Received: from HQMAIL106.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 01 Aug 2018 09:34:41 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 01 Aug 2018 09:34:41 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL106.nvidia.com (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:34:41 +0000 Received: from HQMAIL103.nvidia.com (172.20.187.11) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:34:40 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Wed, 1 Aug 2018 16:34:40 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 01 Aug 2018 09:34:40 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH 39/40] arm64: dts: tegra186: Assign clocks for sdmmc1 and sdmmc4 Date: Wed, 1 Aug 2018 19:32:29 +0300 Message-ID: <1533141150-10511-40-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> References: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Configure sdmmc4 parent clock to pllc4 and sdmmc1 to pllp_out0 by setting the assigned-clocks device tree properties. pllc4 offer better jitter performance and should be used with higher speed modes like HS200 and HS400. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 3b2fe0d..6e9ef26 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -248,6 +248,9 @@ nvidia,pad-autocal-pull-down-offset-sdr104 = <0x05>; nvidia,default-tap = <0x5>; nvidia,default-trim = <0xb>; + assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC1>, + <&bpmp TEGRA186_CLK_PLLP_OUT0>; + assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLP_OUT0>; status = "disabled"; }; @@ -299,6 +302,9 @@ interrupts = ; clocks = <&bpmp TEGRA186_CLK_SDMMC4>; clock-names = "sdhci"; + assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC4>, + <&bpmp TEGRA186_CLK_PLLC4_VCO>; + assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLC4_VCO>; resets = <&bpmp TEGRA186_RESET_SDMMC4>; reset-names = "sdhci"; nvidia,pad-autocal-pull-up-offset-hs400 = <0x05>; -- 2.7.4