Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1064470imm; Wed, 1 Aug 2018 09:36:44 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfpMP2rQEoXcAq3B1FQPOhaZpeS2pCZ2xlM4NuQfv+EOP4bPoolP9k8gmQ+u0045Xvz4m3G X-Received: by 2002:a65:6411:: with SMTP id a17-v6mr24838071pgv.287.1533141403982; Wed, 01 Aug 2018 09:36:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533141403; cv=none; d=google.com; s=arc-20160816; b=Uz8xwhW/WGpnX97N+0H3FFP+OyQA0bR3PKlXG1Rdo5ghAZ/SxbXSPtlwGWjqURI8sT L2Zuk0+j1DjJFHVVE9+441CCC2AYN3xIAhKig58JQtprcnqrdMp+3/9tWE9yySB6WV9q 06YLcwBHlREZzqbMMGUhDOYMjOQGk9dj88VWxDU5cfhxvYK/Awxh3uhGx9YfW4qesG1k MauSiEXBb3B5exUcTKm5iz/97q3Vr7qNtB3cLoyjhgZt6ecGZutZYCqXLc2eYr1s47/A ncx9WRVPyj5cCHSiO23yBurhSouES1xYxmB83O7dPMqs/8fYGRVqa5S5XF/C60L4gEY9 S4JA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=NRmEFoeQ6WicUlVw00R9w8puiUBCjH/9U1sqkYWM044=; b=BHLV/84PfHf4otLiYVb4tZcedS4yTjbzaLp4ucBybPdfN/G2+RVAoqwM+u5VORVRxr AIqXgUenEprJaqaU1xoXjLVQ0qJkb9++H3D9JyrAkpxDPbXYSBmObSnHbS3LjqLdSW8f giLg2cmaI+hi4oYANIRf+ouck34Zzfwq8mZ99KOKPGKB/u0tUAfI7HKo2DyP8M0Cm73U SzXP6snHsgODcTNClKHpvhhaKd0gS4rV2cEYSEsek4vVyVvG3RnrsA83i/0KkInG4vkb uvJLbTbWPu9BdZ1TGVU1XJwz81q1I/DFKjToMtrbP+qgDtYTQU3Vp6vZ7gcRmrkMffau AU1w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w61-v6si15146553plb.502.2018.08.01.09.36.29; Wed, 01 Aug 2018 09:36:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404103AbeHASVR (ORCPT + 99 others); Wed, 1 Aug 2018 14:21:17 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:5072 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2403923AbeHASVQ (ORCPT ); Wed, 1 Aug 2018 14:21:16 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Wed, 01 Aug 2018 09:34:31 -0700 Received: from HQMAIL108.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 01 Aug 2018 09:34:44 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 01 Aug 2018 09:34:44 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:34:44 +0000 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:34:43 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Wed, 1 Aug 2018 16:34:43 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 01 Aug 2018 09:34:43 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH 40/40] arm64: dts: tegra210: Assign clocks for sdmmc1 and sdmmc4 Date: Wed, 1 Aug 2018 19:32:30 +0300 Message-ID: <1533141150-10511-41-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> References: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use assigned-clock properties to configure pllc4 as the parent clock for sdmmc4 on Tegra210. pllc4 offers better jitter perfomance than the default pllp and is required by HS200 and HS400 modes. Signed-off-by: Aapo Vienamo --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 0951acc..14da98a 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1057,6 +1057,11 @@ nvidia,pad-autocal-pull-down-offset-1v8 = <0x7b>; nvidia,default-tap = <0x2>; nvidia,default-trim = <0x4>; + assigned-clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>, + <&tegra_car TEGRA210_CLK_PLL_C4>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + assigned-clock-rates = <200000000>, <1000000000>, <1000000000>; status = "disabled"; }; @@ -1107,6 +1112,9 @@ nvidia,pad-autocal-pull-down-offset-1v8 = <0x05>; nvidia,default-tap = <0x8>; nvidia,default-trim = <0x0>; + assigned-clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; status = "disabled"; }; -- 2.7.4