Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1064766imm; Wed, 1 Aug 2018 09:37:03 -0700 (PDT) X-Google-Smtp-Source: AAOMgpd6n5KcGd7qPa+rOjWZLqIfleEQ3akN+jzNDpTqBtJ0cayMHuCQenUhKtfRAoPLgG6yhkjv X-Received: by 2002:a17:902:201:: with SMTP id 1-v6mr25710258plc.310.1533141423599; Wed, 01 Aug 2018 09:37:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533141423; cv=none; d=google.com; s=arc-20160816; b=lVCRCjWZcflNaHTr+4OGfRllwex7sMRebyVX6YoCrSUDf0HVm3COFmO5Qf8Pjp3+E/ uLtlfXTkTnB7F9GIj6CsYQSvbxMHJueC3BompLn5Qv01nBW3QVDqF6haZGYWTCkA7W0C 8e7evkZ4wyS6ay1EVCVki4MTN3YIWAB3AWRCy+YYMmQUwqBMcwDnZ6vQrCY2LdpNorA+ MZIN+VG+yAavS4ncPl5C6pb2Eh94U6RDuqN1a74BqNpaDUAP2A6ZM0V5ZwZLmeTcnHRx kmNqsjwtf2eYxAvhFv2Nay8qy3Oaxx4XRe49pGgALRVc5nqVeFjBfyr651e4rTjTQ4LN vCHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=YEYX5xaUxoo8LHDXajL4p6zQrf0Qpy5zCRrXN5DHl9M=; b=jGsjF1YDtHps1QNQ5Qmfzuose6JjQRU6VMbq9jm6Vs+9gBGWG581R4cwqLFwkcSjLw WiiJzgZkkbKidBjTEfzNS5mcGAZlaFZAVuZgo5XqDsUAVxL2SKI5kVynGzdlpOksslSt Wtea1PeC33fndA2qvDoXUf3BbsJblnqJ4+UKd7qJUhjiS+FJ/LUx4d9WUYz2/D+79yDA hubD7LMnbcc2U2Onf3nVHlfNhuvTsYcRjzTaHK7bo7Ggc8Ix0ZsZrUwuPbwYKjmuvojm 1ibF029PiVbDvzeqEZynYhJIjfxxQMQn4C2lMnkj8MuV31ACK9wbiIP0A1Kyt3HsZYCl BWmg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g87-v6si18215639pfg.225.2018.08.01.09.36.49; Wed, 01 Aug 2018 09:37:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2403836AbeHASUf (ORCPT + 99 others); Wed, 1 Aug 2018 14:20:35 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:3855 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390079AbeHASUe (ORCPT ); Wed, 1 Aug 2018 14:20:34 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Wed, 01 Aug 2018 09:33:50 -0700 Received: from HQMAIL103.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 01 Aug 2018 09:34:01 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 01 Aug 2018 09:34:01 -0700 Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:34:01 +0000 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL102.nvidia.com (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:34:01 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Wed, 1 Aug 2018 16:34:01 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 01 Aug 2018 09:34:01 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , "Stefan Agner" CC: , , , , Aapo Vienamo Subject: [PATCH 26/40] mmc: tegra: Enable workaround for tuning transfer mode bug Date: Wed, 1 Aug 2018 19:32:16 +0300 Message-ID: <1533141150-10511-27-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> References: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Set SDHCI_QUIRK2_TUNE_SKIP_XFERMODE_REG_PROG on Tegra210 and Tegra186. This prevents the controller from hanging during tuning. This bug does not seem to be documented but it's handled in a similar way in the downstream kernel. Signed-off-by: Aapo Vienamo --- drivers/mmc/host/sdhci-tegra.c | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/mmc/host/sdhci-tegra.c b/drivers/mmc/host/sdhci-tegra.c index 7e6f928..6daee7e 100644 --- a/drivers/mmc/host/sdhci-tegra.c +++ b/drivers/mmc/host/sdhci-tegra.c @@ -833,7 +833,8 @@ static const struct sdhci_pltfm_data sdhci_tegra210_pdata = { SDHCI_QUIRK_NO_HISPD_BIT | SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC | SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN, - .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN, + .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN | + SDHCI_QUIRK2_TUNE_SKIP_XFERMODE_REG_PROG, .ops = &tegra210_sdhci_ops, }; @@ -859,7 +860,8 @@ static const struct sdhci_pltfm_data sdhci_tegra186_pdata = { * to 32-bit dma mask. Ideally 40-bit dma mask would work, * But it is not supported as of now. */ - SDHCI_QUIRK2_BROKEN_64_BIT_DMA, + SDHCI_QUIRK2_BROKEN_64_BIT_DMA | + SDHCI_QUIRK2_TUNE_SKIP_XFERMODE_REG_PROG, .ops = &tegra210_sdhci_ops, }; -- 2.7.4