Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1067079imm; Wed, 1 Aug 2018 09:39:24 -0700 (PDT) X-Google-Smtp-Source: AAOMgpei9J+TneDwoMCoMn7L+nSakBpvH2PMADAYJi4qyJJqyDN7ag6SSlqNE6H2UYas3cVNC+6z X-Received: by 2002:a63:1403:: with SMTP id u3-v6mr25208264pgl.13.1533141564831; Wed, 01 Aug 2018 09:39:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533141564; cv=none; d=google.com; s=arc-20160816; b=k0TdbsJ3IfyQFohcOEG1UqEQOBToYG58sbQIwJFMTd9eYEVNwZB3JfGtmbcw2I2xWM L+iWAzVAZl5pstgVGCfGPb5r/wcy274sAc8Yh16PPXJot1iGvRtqZhGWJsp1vsbiInOp xIKnHNnJhWXJ12/NcJgr1dIa+Zwza8V7ATPbbnlAyo1OX/6hF0N/nhOWCQ9wiYhSbEsl Zga5xsMeUK67LWSt/t0SW/YrrScr4xo2GH2qjlkedL+stp9xv7hDmJG7CxCXC55RLBeY DWdgG+8+o0ySRyNHODZIlHDkdVm9PzM8Y/Rjl91IUnzl0GdMTZIVO6BZH2Ke3AGtvpjt nzjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=C8BDoSpQelWDiW0KfafmZuEPr1JLk4PRsGJ3px7iqUQ=; b=RJ2YUlCWZOL0rGzMrj1Jp9v+/m+Y7Qrwwxm/rOeIzdDmcasRNE91nf1cyF8PJ9ixqP MrsfJ+T/HRcjLhPqEru/8dxcuEBQCIXOIxh2xP80dYaw5HCQ5xJMLCAPDjO4FwytQx85 Qp5SnTTceP2/SgnCORSuC/1rQZKNUusF6UoO+v6tBNvu/kR6fJZJzsAGRqz3b0g9HbsF Ka9Nbgc6HYgog+hdKZQy1gvUAA/waITbqZ/LBMmKSqQBvV+5X88H7OK6yEW80qerZIn8 pu6jviBnWszSEL6UfZZzxcH1MDeibJhAtbFpAM+XGQkGBITu32aDNPui/s5HNiP5S7sl Yk0w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n14-v6si4052413plp.231.2018.08.01.09.39.10; Wed, 01 Aug 2018 09:39:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390287AbeHAST0 (ORCPT + 99 others); Wed, 1 Aug 2018 14:19:26 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:2089 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2390272AbeHAST0 (ORCPT ); Wed, 1 Aug 2018 14:19:26 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Wed, 01 Aug 2018 09:32:49 -0700 Received: from HQMAIL108.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 01 Aug 2018 09:32:54 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 01 Aug 2018 09:32:54 -0700 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 1 Aug 2018 16:32:53 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend Transport; Wed, 1 Aug 2018 16:32:53 +0000 Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 01 Aug 2018 09:32:53 -0700 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Ulf Hansson , Adrian Hunter , Mikko Perttunen , Stefan Agner CC: , , , , Aapo Vienamo Subject: [PATCH 04/40] dt-bindings: mmc: Add Tegra SDHCI sampling trimmer values Date: Wed, 1 Aug 2018 19:31:54 +0300 Message-ID: <1533141150-10511-5-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> References: <1533141150-10511-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document the Tegra SDHCI inbound and outbound sampling trimmer values. Signed-off-by: Aapo Vienamo --- .../devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt index 2e973b5..3c7960a 100644 --- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt +++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt @@ -68,6 +68,10 @@ Optional properties for Tegra210 and Tegra186: - nvidia,pad-autocal-pull-up-offset-hs400, nvidia,pad-autocal-pull-down-offset-hs400 : Specify drive strength calibration offsets for HS400 mode. +- nvidia,default-tap : Specify the default inbound sampling clock + trimmer value for non-tunable modes. +- nvidia,default-trim : Specify the default outbound clock trimmer + value. Notes on the pad calibration pull up and pulldown offset values: - The property values are drive codes which are programmed into the @@ -78,6 +82,13 @@ Optional properties for Tegra210 and Tegra186: - The SDR104 and HS400 timing specific values are used in corresponding modes if specified. + Notes on tap and trim values: + - The values are used for compensating trace length differences + by adjusting the sampling point. + - The values are programmed to the Vendor Clock Control Register. + Please refer to the reference manual of the SoC for correct + values. + Example: sdhci@700b0000 { compatible = "nvidia,tegra210-sdhci", "nvidia,tegra124-sdhci"; -- 2.7.4