Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp326832imm; Thu, 2 Aug 2018 20:12:44 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfSKQeAa9ihJCkXcbGNJAF4d+THMF0lLctuPanQEcxkxjRABMRa0ErGKUTwfC5Ew5Xx8hXj X-Received: by 2002:a17:902:8a90:: with SMTP id p16-v6mr1848332plo.106.1533265964826; Thu, 02 Aug 2018 20:12:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533265964; cv=none; d=google.com; s=arc-20160816; b=ObdK8AaJuyXQJ4OA2fn0KdX2pHzO2FjPJbUvd5/RGJ2GpAEllvE1Ry8dP6z1IfuBYy vbyRNkYxFwpzP98WIur47eevJBmmuRQXBdsKas5aTD5G1B8DiX870dbEvr1P0Obanva2 C/PJRm3QeW8iG1HKdmhnua0kYhiRsgG4erYmJOiHl9L13Gp8EAzAChyUNeLIxZRBnEG0 x8MNWbhoYrc8ISvLgyKCwCYWFvDzeOxBABmOpraAAy5k/tNvOIJizXFUBDtUzEQL65EK cSFO+WQI1/yQ8WRtfkLQOLrlWWf+0e7yqFz2PPHyGofDq3+9Y9JqcpGzGm7RMXYpw+bM I+DQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=K3OsfcwlET7jhFnxUyCLrD+c44SVJSrWbgDAUa6VC0I=; b=H2UXYnDKgaDa6HtqCQbr36fRiaKD1cmFDw6torbC0YM4qxGVpHw258o54rpBpbq3aH 3GIyfTuW+p5tPXCeNE1eCpUJYRgOTVaClz1j0sjfja5Mxje1XA9eH6LRlxspeRY+ILmP FajuDpGsoGue8gZMj6IL55KfPiHlGe/aSGKtEjV8GHB4OAKvdcq65cZVOrPlB54xJDWc aATq4NoRArcoTUKaFhdpUUsAMt/+1yWnotv+t1IxjZs4LWKZVqVZWKyl7pc+z/kbm3nK +sDZZTZTtQtfL0JsoBVDOj3eJs8RsODxD0EMsVcLNKMx87bUagAIp0ZXoNAbIoYJKoJX 4AAw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w23-v6si3824018pgl.282.2018.08.02.20.12.30; Thu, 02 Aug 2018 20:12:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728413AbeHCFFj (ORCPT + 99 others); Fri, 3 Aug 2018 01:05:39 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:37586 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727532AbeHCFFi (ORCPT ); Fri, 3 Aug 2018 01:05:38 -0400 X-UUID: 11b4f0b076134762b1141e85e09a1d9f-20180803 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1687820583; Fri, 03 Aug 2018 11:11:15 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Fri, 3 Aug 2018 11:11:13 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Fri, 3 Aug 2018 11:11:14 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Matthias Brugger , , , , , , Stu Hsieh Subject: [PATCH v2 11/15] drm/mediatek: add callback function to return OVL layer number Date: Fri, 3 Aug 2018 11:11:04 +0800 Message-ID: <1533265868-28110-12-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1533265868-28110-1-git-send-email-stu.hsieh@mediatek.com> References: <1533265868-28110-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add callback function to return OVL layer number Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c index 978782a77629..a42cfa057f42 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c @@ -58,6 +58,7 @@ struct mtk_disp_ovl_data { unsigned int addr; bool fmt_rgb565_is_0; + unsigned int layer_nr; }; /** @@ -132,6 +133,13 @@ static void mtk_ovl_config(struct mtk_ddp_comp *comp, unsigned int w, writel(0x0, comp->regs + DISP_REG_OVL_RST); } +static unsigned int mtk_ovl_layer_nr(struct mtk_ddp_comp *comp) +{ + struct mtk_disp_ovl *ovl = comp_to_ovl(comp); + + return ovl->data->layer_nr; +} + static void mtk_ovl_layer_on(struct mtk_ddp_comp *comp, unsigned int idx) { unsigned int reg; @@ -221,6 +229,7 @@ static const struct mtk_ddp_comp_funcs mtk_disp_ovl_funcs = { .stop = mtk_ovl_stop, .enable_vblank = mtk_ovl_enable_vblank, .disable_vblank = mtk_ovl_disable_vblank, + .layer_nr = mtk_ovl_layer_nr, .layer_on = mtk_ovl_layer_on, .layer_off = mtk_ovl_layer_off, .layer_config = mtk_ovl_layer_config, @@ -319,6 +328,7 @@ static const struct mtk_disp_ovl_data mt2701_ovl_driver_data = { static const struct mtk_disp_ovl_data mt8173_ovl_driver_data = { .addr = DISP_REG_OVL_ADDR_MT8173, .fmt_rgb565_is_0 = true, + .layer_nr = 4, }; static const struct of_device_id mtk_disp_ovl_driver_dt_match[] = { -- 2.12.5.2.gbdf23ab