Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp326965imm; Thu, 2 Aug 2018 20:12:55 -0700 (PDT) X-Google-Smtp-Source: AAOMgpd13IXuQfpXWiBoP+do2nSiE6xl+QwaRXvzM6GDTrIDjUQFM2yN+8f9zr+Ds4H2OgLc+SFr X-Received: by 2002:a62:5290:: with SMTP id g138-v6mr2396599pfb.46.1533265975798; Thu, 02 Aug 2018 20:12:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533265975; cv=none; d=google.com; s=arc-20160816; b=kb5QpqQ7CGF5QfC9jbWoG/BKDjnU8RjVeT3NySrNAaftwqilMwy2/nEIsJeY4G0TaC duB7mcZy3ngT7hiBzXQamEY7ysi7WkL+w4pxnF4VMvxC4qr8ZG1/emxbJZl3gETW+Orh 6ZlGN/PveY+UQGa0v2t8ikjo8F1ZmXAGTOkQ/8j1eQBgOCnknJiycuhqQN3DLWiBWrhZ oxQNtoQ1rAsilX4ttiYyb/kh0M0Ul+PNES19SO+ekwqGDNeyNG7WntKm5qcwqO1nk3Mu HGblOD5hq8FZ0/EWkA3VKnr4iDJzIF2evGcpyU+xXPU3HaUO9W60lUKyGIV1sNQOEEVa DvJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=c9LofhULkY1gCx/8XxEoivhR3yQxLw9Xk5im8FPlzvM=; b=zr+cdzZAyVb6B0unXTNgwXJ4vaoN8RCxzrYGhP6JdYvWeYDUUJ1k5S7xQQcL/s7H1z 39v0AZC3uuUmYbR33i57pBUMA9WtHCiMgKyreX4mnN4szwOKo/4M6tGJhmQGIBQN7hPW zg7QDgIA0qdYP4younVElPjFqxlXbhv5A8t1u9sh7A0DkOYP775P1JQjTtZUDgk/WIlF ef1Mmdm+QV5Of50RjU8G9DZZEsVJgBXLwSv6OD1bRzsc/Q+yvhwi60yQjOih+uf6nMAK yVew8ciW1EDXXPZmn/pmv89sdhEa5IByF395I93OGg1NxWfpEi/AGilRSzVFVfDMOFnP +XlA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m192-v6si3165083pga.398.2018.08.02.20.12.41; Thu, 02 Aug 2018 20:12:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728758AbeHCFFx (ORCPT + 99 others); Fri, 3 Aug 2018 01:05:53 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:10730 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726571AbeHCFFj (ORCPT ); Fri, 3 Aug 2018 01:05:39 -0400 X-UUID: f973ce9cd7cb4642b1dc98176429a75a-20180803 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 181951400; Fri, 03 Aug 2018 11:11:13 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Fri, 3 Aug 2018 11:11:11 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Fri, 3 Aug 2018 11:11:11 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Matthias Brugger , , , , , , Stu Hsieh Subject: [PATCH v2 06/15] drm/mediatek: add memory mode for RDMA Date: Fri, 3 Aug 2018 11:10:59 +0800 Message-ID: <1533265868-28110-7-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1533265868-28110-1-git-send-email-stu.hsieh@mediatek.com> References: <1533265868-28110-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add memory mode for RDMA If use RDMA to read data from memory, it should set memory mode to RDMA Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_disp_rdma.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_disp_rdma.c b/drivers/gpu/drm/mediatek/mtk_disp_rdma.c index 60851bb2dd63..1985035451ce 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_rdma.c +++ b/drivers/gpu/drm/mediatek/mtk_disp_rdma.c @@ -31,6 +31,7 @@ #define RDMA_REG_UPDATE_INT BIT(0) #define DISP_REG_RDMA_GLOBAL_CON 0x0010 #define RDMA_ENGINE_EN BIT(0) +#define RDMA_MODE_MEMORY BIT(1) #define DISP_REG_RDMA_SIZE_CON_0 0x0014 #define DISP_REG_RDMA_SIZE_CON_1 0x0018 #define DISP_REG_RDMA_TARGET_LINE 0x001c @@ -53,6 +54,7 @@ struct mtk_disp_rdma { struct mtk_ddp_comp ddp_comp; struct drm_crtc *crtc; const struct mtk_disp_rdma_data *data; + bool rdma_memory_mode; }; static inline struct mtk_disp_rdma *comp_to_rdma(struct mtk_ddp_comp *comp) @@ -121,10 +123,15 @@ static void mtk_rdma_config(struct mtk_ddp_comp *comp, unsigned int width, unsigned int threshold; unsigned int reg; struct mtk_disp_rdma *rdma = comp_to_rdma(comp); + bool *rdma_memory_mode = comp->comp_mode; rdma_update_bits(comp, DISP_REG_RDMA_SIZE_CON_0, 0xfff, width); rdma_update_bits(comp, DISP_REG_RDMA_SIZE_CON_1, 0xfffff, height); + if (*rdma_memory_mode == true) + rdma_update_bits(comp, DISP_REG_RDMA_GLOBAL_CON, + RDMA_MODE_MEMORY, RDMA_MODE_MEMORY); + /* * Enable FIFO underflow since DSI and DPI can't be blocked. * Keep the FIFO pseudo size reset default of 8 KiB. Set the -- 2.12.5.2.gbdf23ab