Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp28313imm; Thu, 2 Aug 2018 22:12:47 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfx2fS0JRLGCWbLA4/RRDOmeOSxqbuZxb9WvFUdokfeYrn+Fm9ouxAbviWlAxDbWfaxr26P X-Received: by 2002:a17:902:b785:: with SMTP id e5-v6mr2077303pls.339.1533273167877; Thu, 02 Aug 2018 22:12:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533273167; cv=none; d=google.com; s=arc-20160816; b=UjQmXq3nApBeVB/9iDz2BPP09w/DfzzOcM1/t7Hw2iAxSFFTetNsXBWqgFOCPhLz1X PO+jATssb7QFSrlzwVpmv/Y4cka3h/8/IxUXYzEZwym3DksUE01wNsD/EJrjN0hJdZ7L pWwwOc9VyS49GaO9PmNO5bK9G+hnP4ufmzuqZI3uTsOOivXL7sOszrhYM9s5gOreaGav v6QefCD5Z5UIBwkkLmje+vYAY4Py0ntXTaM3Q3rx6Kbs28lMFsSaYHNcT0VWCzrxFJGh NZjOyM546I6w+MitqEPIaaQ2oTq1efQlCxuaAKxee59snXgN3qe+GmgFZseZb6Em0T0T Syhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=/THDsPlKYVc5FwZrslcv18qYf5YJSHAX3gjzGUVLE5M=; b=qEoW9NM0+IqBRfOxhv7OkMz1TQy1oGWRfoZ5ObtZ3JsIyYyBqB7CqITj+xo1D/Dmu0 1Naf7GM86CWoyPsV/Qu429EqHhGntoC2/H6aenszrlPtfb7NmXeCB/MBCrRUuxBOYrpK Pb15Em3QUylRPWuhL1A6PuQYGmMC7OKkglgMlBxTJo+WJLnssH5a562W+XmNyX74VPFk mVl2/5IrChhNEUm0Sy4Per8v/xUllT7Bi97gS/efuftHDA6ajaOuyr3xL3w1cdX0TtUg IudvjiIgdz6fXkDo2y390wADgLsYy5XeKiHtIG0UK8tWSYyFu3Dc2O7Tl5T3c9Ho3+ly vzUA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f7-v6si4000454pfe.291.2018.08.02.22.12.32; Thu, 02 Aug 2018 22:12:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727250AbeHCHGK (ORCPT + 99 others); Fri, 3 Aug 2018 03:06:10 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:50075 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726679AbeHCHGK (ORCPT ); Fri, 3 Aug 2018 03:06:10 -0400 X-UUID: 7374a30539fa43f6876c082d1f178c56-20180803 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1794527711; Fri, 03 Aug 2018 13:11:34 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Fri, 3 Aug 2018 13:11:32 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Fri, 3 Aug 2018 13:11:32 +0800 Message-ID: <1533273092.31144.7.camel@mtksdaap41> Subject: Re: [PATCH v2 11/15] drm/mediatek: add callback function to return OVL layer number From: CK Hu To: Stu Hsieh CC: Philipp Zabel , David Airlie , Matthias Brugger , , , , , Date: Fri, 3 Aug 2018 13:11:32 +0800 In-Reply-To: <1533265868-28110-12-git-send-email-stu.hsieh@mediatek.com> References: <1533265868-28110-1-git-send-email-stu.hsieh@mediatek.com> <1533265868-28110-12-git-send-email-stu.hsieh@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Stu: On Fri, 2018-08-03 at 11:11 +0800, Stu Hsieh wrote: > This patch add callback function to return OVL layer number > > Signed-off-by: Stu Hsieh > --- > drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 10 ++++++++++ > 1 file changed, 10 insertions(+) > > diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c > index 978782a77629..a42cfa057f42 100644 > --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl.c > +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl.c > @@ -58,6 +58,7 @@ > struct mtk_disp_ovl_data { > unsigned int addr; > bool fmt_rgb565_is_0; > + unsigned int layer_nr; > }; > > /** > @@ -132,6 +133,13 @@ static void mtk_ovl_config(struct mtk_ddp_comp *comp, unsigned int w, > writel(0x0, comp->regs + DISP_REG_OVL_RST); > } > > +static unsigned int mtk_ovl_layer_nr(struct mtk_ddp_comp *comp) > +{ > + struct mtk_disp_ovl *ovl = comp_to_ovl(comp); > + > + return ovl->data->layer_nr; For now, MT8173, MT2712, MT2701 OVL all has 4 layer, so you could return 4 here. Once a SoC OVL has another layer number, then modified the code to this statement. Regards, CK > +} > + > static void mtk_ovl_layer_on(struct mtk_ddp_comp *comp, unsigned int idx) > { > unsigned int reg; > @@ -221,6 +229,7 @@ static const struct mtk_ddp_comp_funcs mtk_disp_ovl_funcs = { > .stop = mtk_ovl_stop, > .enable_vblank = mtk_ovl_enable_vblank, > .disable_vblank = mtk_ovl_disable_vblank, > + .layer_nr = mtk_ovl_layer_nr, > .layer_on = mtk_ovl_layer_on, > .layer_off = mtk_ovl_layer_off, > .layer_config = mtk_ovl_layer_config, > @@ -319,6 +328,7 @@ static const struct mtk_disp_ovl_data mt2701_ovl_driver_data = { > static const struct mtk_disp_ovl_data mt8173_ovl_driver_data = { > .addr = DISP_REG_OVL_ADDR_MT8173, > .fmt_rgb565_is_0 = true, > + .layer_nr = 4, > }; > > static const struct of_device_id mtk_disp_ovl_driver_dt_match[] = {