Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp44854imm; Thu, 2 Aug 2018 22:36:24 -0700 (PDT) X-Google-Smtp-Source: AAOMgpep8QLQBZd17z7YaaTNFZwgc6RnXI15acmyl/mCGR9Ik11zN49SFStlzhillocTxMHBrBSv X-Received: by 2002:a17:902:b08a:: with SMTP id p10-v6mr2106898plr.217.1533274584331; Thu, 02 Aug 2018 22:36:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1533274584; cv=none; d=google.com; s=arc-20160816; b=LHUwT22YKp4xQ/wlU14Cd2wUuLyhbvHWhbS3/L7JOr+0gtdXtHhLZKZXPITO4Qd36S sk2zFXk+cUfL4cw+XqrmvpMnXC5zAq7qogj3sI6t2LNRpDkQXq6nfdf/bUaXLDTrpoF5 l4XWkNP18Ty29yrfKLvAMbtTWajewptkBRaZ3XWoQm6S70ODFUOxwVH/XOLU18mcxN8h nGzzDvF4BmvD4Y+3aQc4nPO9BPf+U+b0aU3eLTjS9po0VScSeqfIcs2yl69PMB1am1Ek uwDgwkLsq7irVxJVfF976ETCmf+TPbxmBw2FWKcsGpnR2Sh0bt8AeX9s8CVKWq0LM7wj E0MQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=azrztKJcuyuVROfOimdUJi5Z4WW5/4M5Qq2WyDJDwlI=; b=lt7Qlvv2uEA37NsQTPdo+1J8gffj9C7K2bX76lBdNfiw3Jls0hTVkyzYmKg0ICJOks nAWU5nw9PGFJNdZmp8BkVvghg5NMvi6PwfCXRJ+3PxeEVD1G79ru56viDNI6kj2thed2 iFrEmOyVvwAN1bmvoe9BlHv1/Ve3cq8VtIJ3mwwkfqELd/p6HGT0/cF8KVFRVZHmt1fh 3FLhZU9a0Bsj6M/j8QFMUIrvBkdmOenagwjZIdMtnFM/WZEzAFPmxHkCfU+SUJotWkRH oQoESOE5wW6nyuwaZXo7y8PasHPAh/hu4zoT1swL6Vj1e2UkaK8axlXJi7HyWerjLnnA FcGg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r9-v6si2851667plo.338.2018.08.02.22.36.09; Thu, 02 Aug 2018 22:36:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727596AbeHCH3M (ORCPT + 99 others); Fri, 3 Aug 2018 03:29:12 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:48001 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726829AbeHCH3L (ORCPT ); Fri, 3 Aug 2018 03:29:11 -0400 X-UUID: e00c582ad1b44085b0ed9593f911e409-20180803 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1731610551; Fri, 03 Aug 2018 13:34:32 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Fri, 3 Aug 2018 13:34:31 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Fri, 3 Aug 2018 13:34:31 +0800 Message-ID: <1533274471.31144.17.camel@mtksdaap41> Subject: Re: [PATCH v2 14/15] drm/mediatek: update some variable name from ovl to comp From: CK Hu To: Stu Hsieh CC: Philipp Zabel , David Airlie , Matthias Brugger , , , , , Date: Fri, 3 Aug 2018 13:34:31 +0800 In-Reply-To: <1533265868-28110-15-git-send-email-stu.hsieh@mediatek.com> References: <1533265868-28110-1-git-send-email-stu.hsieh@mediatek.com> <1533265868-28110-15-git-send-email-stu.hsieh@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Stu: On Fri, 2018-08-03 at 11:11 +0800, Stu Hsieh wrote: > This patch update some variable name from ovl to comp > > Because RDMA would be first HW in ddp, the naming ovl > should be change to comp. > > Signed-off-by: Stu Hsieh Reviewed-by: CK Hu > --- > drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 26 +++++++++++++------------- > drivers/gpu/drm/mediatek/mtk_drm_crtc.h | 2 +- > 2 files changed, 14 insertions(+), 14 deletions(-) > > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_crtc.c b/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > index b4d3dfca4003..e61f4985ae7f 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > +++ b/drivers/gpu/drm/mediatek/mtk_drm_crtc.c > @@ -172,9 +172,9 @@ static void mtk_drm_crtc_mode_set_nofb(struct drm_crtc *crtc) > static int mtk_drm_crtc_enable_vblank(struct drm_crtc *crtc) > { > struct mtk_drm_crtc *mtk_crtc = to_mtk_crtc(crtc); > - struct mtk_ddp_comp *ovl = mtk_crtc->ddp_comp[0]; > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > > - mtk_ddp_comp_enable_vblank(ovl, &mtk_crtc->base); > + mtk_ddp_comp_enable_vblank(comp, &mtk_crtc->base); > > return 0; > } > @@ -182,9 +182,9 @@ static int mtk_drm_crtc_enable_vblank(struct drm_crtc *crtc) > static void mtk_drm_crtc_disable_vblank(struct drm_crtc *crtc) > { > struct mtk_drm_crtc *mtk_crtc = to_mtk_crtc(crtc); > - struct mtk_ddp_comp *ovl = mtk_crtc->ddp_comp[0]; > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > > - mtk_ddp_comp_disable_vblank(ovl); > + mtk_ddp_comp_disable_vblank(comp); > } > > static int mtk_crtc_ddp_clk_enable(struct mtk_drm_crtc *mtk_crtc) > @@ -335,7 +335,7 @@ static void mtk_crtc_ddp_config(struct drm_crtc *crtc) > { > struct mtk_drm_crtc *mtk_crtc = to_mtk_crtc(crtc); > struct mtk_crtc_state *state = to_mtk_crtc_state(mtk_crtc->base.state); > - struct mtk_ddp_comp *ovl = mtk_crtc->ddp_comp[0]; > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > unsigned int i; > > /* > @@ -344,7 +344,7 @@ static void mtk_crtc_ddp_config(struct drm_crtc *crtc) > * queue update module registers on vblank. > */ > if (state->pending_config) { > - mtk_ddp_comp_config(ovl, state->pending_width, > + mtk_ddp_comp_config(comp, state->pending_width, > state->pending_height, > state->pending_vrefresh, 0); > > @@ -359,7 +359,7 @@ static void mtk_crtc_ddp_config(struct drm_crtc *crtc) > plane_state = to_mtk_plane_state(plane->state); > > if (plane_state->pending.config) { > - mtk_ddp_comp_layer_config(ovl, i, plane_state); > + mtk_ddp_comp_layer_config(comp, i, plane_state); > plane_state->pending.config = false; > } > } > @@ -371,12 +371,12 @@ static void mtk_drm_crtc_atomic_enable(struct drm_crtc *crtc, > struct drm_crtc_state *old_state) > { > struct mtk_drm_crtc *mtk_crtc = to_mtk_crtc(crtc); > - struct mtk_ddp_comp *ovl = mtk_crtc->ddp_comp[0]; > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > int ret; > > DRM_DEBUG_DRIVER("%s %d\n", __func__, crtc->base.id); > > - ret = mtk_smi_larb_get(ovl->larb_dev); > + ret = mtk_smi_larb_get(comp->larb_dev); > if (ret) { > DRM_ERROR("Failed to get larb: %d\n", ret); > return; > @@ -384,7 +384,7 @@ static void mtk_drm_crtc_atomic_enable(struct drm_crtc *crtc, > > ret = mtk_crtc_ddp_hw_init(mtk_crtc); > if (ret) { > - mtk_smi_larb_put(ovl->larb_dev); > + mtk_smi_larb_put(comp->larb_dev); > return; > } > > @@ -396,7 +396,7 @@ static void mtk_drm_crtc_atomic_disable(struct drm_crtc *crtc, > struct drm_crtc_state *old_state) > { > struct mtk_drm_crtc *mtk_crtc = to_mtk_crtc(crtc); > - struct mtk_ddp_comp *ovl = mtk_crtc->ddp_comp[0]; > + struct mtk_ddp_comp *comp = mtk_crtc->ddp_comp[0]; > int i; > > DRM_DEBUG_DRIVER("%s %d\n", __func__, crtc->base.id); > @@ -419,7 +419,7 @@ static void mtk_drm_crtc_atomic_disable(struct drm_crtc *crtc, > > drm_crtc_vblank_off(crtc); > mtk_crtc_ddp_hw_fini(mtk_crtc); > - mtk_smi_larb_put(ovl->larb_dev); > + mtk_smi_larb_put(comp->larb_dev); > > mtk_crtc->enabled = false; > } > @@ -517,7 +517,7 @@ static int mtk_drm_crtc_init(struct drm_device *drm, > return ret; > } > > -void mtk_crtc_ddp_irq(struct drm_crtc *crtc, struct mtk_ddp_comp *ovl) > +void mtk_crtc_ddp_irq(struct drm_crtc *crtc, struct mtk_ddp_comp *comp) > { > struct mtk_drm_crtc *mtk_crtc = to_mtk_crtc(crtc); > struct mtk_drm_private *priv = crtc->dev->dev_private; > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_crtc.h b/drivers/gpu/drm/mediatek/mtk_drm_crtc.h > index 0399321b1414..e64aa45915df 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_crtc.h > +++ b/drivers/gpu/drm/mediatek/mtk_drm_crtc.h > @@ -24,7 +24,7 @@ > #define MTK_MIN_BPC 3 > > void mtk_drm_crtc_commit(struct drm_crtc *crtc); > -void mtk_crtc_ddp_irq(struct drm_crtc *crtc, struct mtk_ddp_comp *ovl); > +void mtk_crtc_ddp_irq(struct drm_crtc *crtc, struct mtk_ddp_comp *comp); > int mtk_drm_crtc_create(struct drm_device *drm_dev, > const enum mtk_ddp_comp_id *path, > unsigned int path_len);