Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp4762999imm;
        Tue, 7 Aug 2018 07:01:44 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpcylQRYTurMc0pDuM53PuV9xmSFhyAX5MaK5a9ggIKCA4dBQLiBntpspdZZLjIhdqKkuHKj
X-Received: by 2002:a62:c699:: with SMTP id x25-v6mr22295013pfk.16.1533650504861;
        Tue, 07 Aug 2018 07:01:44 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1533650504; cv=none;
        d=google.com; s=arc-20160816;
        b=S21cXYx/XUNZc2DiAfP1QP+oap6RquQXozgauksVw8gxD4DKevaMMvwK7tqBK/u5/V
         CKbI8LIxMyOUYIcEO9ZNOfsH24CM852+kuuXhju0wYg2beD4Wijw4n6vWJr8sWRyhtMg
         D3xcnje752af9L5WzdKmHV9tiZOhwKc12ChmYN9PbQWdn6grsYJycx9gJ6bD/kj4QHHi
         rgoJAVX3n/xJ8ssTgJBJCMiec9tlTNSlYFFwFc2xExLgNJhUt3H/DiBS4sZIATrzQQRf
         vVcPG4ReStywBYJ0Bmdu7rLoFh/M/i2ZtK6dKgamyO7U6dtjz3SNh/L1AwZ1idHrSMSV
         MJ/A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=5HSrEW8qyvjkq8fY/krhBEsxCcxdn9XQMxW/fndEk98=;
        b=ThoyPxkoyz7Tjtr/kol+BukDL+/kme4+fz3pv+tHu4gbj4c7wmHwjXfYNKJxnQLuLo
         sf69xC9mNkIbNwDK8Ob3zK9hhfBM19px3Gg//VgG9H6dRysQw4Xx7x/aCYREOZz4XGeO
         7K9MV7FZkdrcuLQy0O23SZpaYYT36+xEB7EuuFoWLQo+0fd2w3wcXehB+QYHbkIE3m9k
         QkQ1RF90UnmMUqOvf84cpMxIO4u3P4UEJxj+9TSqM2PqqAEEUw/K6xYiBdT9zk7BmTZg
         MYxBxmqxxNgmqOj+aFwahfUo1FerYqDWVaesY2fYSgFh2frDMUJc1wch1YumzubxAXjw
         Zj3g==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id g4-v6si1416180pgl.139.2018.08.07.07.01.30;
        Tue, 07 Aug 2018 07:01:44 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2389420AbeHGQOt (ORCPT <rfc822;1990.zhangzhen@gmail.com>
        + 99 others); Tue, 7 Aug 2018 12:14:49 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:8875 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S2389406AbeHGQOs (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 7 Aug 2018 12:14:48 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b69a5e60000>; Tue, 07 Aug 2018 07:00:06 -0700
Received: from HQMAIL106.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 07 Aug 2018 07:00:20 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 07 Aug 2018 07:00:20 -0700
Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL106.nvidia.com
 (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 7 Aug
 2018 14:00:20 +0000
Received: from HQMAIL104.nvidia.com (172.18.146.11) by HQMAIL109.nvidia.com
 (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 7 Aug
 2018 14:00:19 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL104.nvidia.com
 (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Tue, 7 Aug 2018 14:00:19 +0000
Received: from dhcp-10-21-25-168.Nvidia.com (Not Verified[10.21.25.201]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b69a5f10006>; Tue, 07 Aug 2018 07:00:19 -0700
From:   Aapo Vienamo <avienamo@nvidia.com>
To:     Ulf Hansson <ulf.hansson@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        "Adrian Hunter" <adrian.hunter@intel.com>,
        Mikko Perttunen <mperttunen@nvidia.com>
CC:     <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Aapo Vienamo <avienamo@nvidia.com>
Subject: [PATCH 1/8] dt-bindings: mmc: Add DQS trim value to Tegra SDHCI
Date:   Tue, 7 Aug 2018 16:59:57 +0300
Message-ID: <1533650404-18125-2-git-send-email-avienamo@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
References: <1533650404-18125-1-git-send-email-avienamo@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Document HS400 DQS trim value device tree property.

Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
---
 Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
index 3c7960a..7d294f3 100644
--- a/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
+++ b/Documentation/devicetree/bindings/mmc/nvidia,tegra20-sdhci.txt
@@ -72,6 +72,7 @@ Optional properties for Tegra210 and Tegra186:
   trimmer value for non-tunable modes.
 - nvidia,default-trim : Specify the default outbound clock trimmer
   value.
+- nvidia,dqs-trim : Specify DQS trim value for HS400 timing
 
   Notes on the pad calibration pull up and pulldown offset values:
     - The property values are drive codes which are programmed into the
@@ -88,6 +89,8 @@ Optional properties for Tegra210 and Tegra186:
     - The values are programmed to the Vendor Clock Control Register.
       Please refer to the reference manual of the SoC for correct
       values.
+    - The DQS trim values are only used on controllers which support
+      HS400 timing.
 
 Example:
 sdhci@700b0000 {
-- 
2.7.4